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The solid-state transformer (SST) has received substantial attention because of its potential 
in helping to achieve more intelligent grid systems. The SST is a combination of power electronic 
(PE) converters and a high-frequency transformer (HFT), thus, reducing volumetric footprint 
resulting in space savings. The SST provides several functions such as controllable voltage and 
disturbance isolation. It also provides a dc-link voltage that helps advancements towards complete 
DC distribution systems. 
A challenge identified from within the literature is balancing the voltages for each of the 
ports on the MV side of the QAB.  Renewable energy supply to these ports will be stochastic in 
nature resulting in voltage variations at the output of the MV bridges feeding the transformer.  If 
this is not managed appropriately, unequal power flow will be drawn by each of the ports leading 
to undesired voltage ripples that impact the DC-link voltage. In addition, the voltage unbalance 
problem makes it difficult to feed a common load without violating its voltage limits.  Therefore, 
voltage regulation has to be investigated to target this voltage unbalance and maintain constant 
output voltage. 
The proposed approach is based upon linear–quadratic regulator (LQR) control for the DC-
DC stage of the SST to alleviate the issues mentioned for improved renewable energy regulation 
for SST applications. Despite the effort reported, nonlinearity and uncertainty are still a challenge 
in some applications. So, other combined techniques have been investigated to mitigate the 
 v 
phenomena mentioned earlier. This motivates the use of adaptive linear–quadratic regulator 
(ALQR) and nonlinear model predictive control (NMPC) to track the nonlinear change of the QAB 
converter due to the renewable energy. Although regulation purpose has been maintained in, 
stability is still a challenging point in the NMPC design. Thus, a control strategy is proposed to 
improve the regulation of the SST based QAB considering a practical NMPC scheme with 
guaranteed stability. 
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1.0 Introduction  
Nowadays, the electrical power grid has grown due to the increased use of distributed 
energy sources. This expansion will make the grid more complex.  Thus, new technologies are 
required for better performance of the grid.  
1.1 Background Information 
The traditional power system network is characterized through different voltage levels, 
e.g., a high-voltage (HV) level for transmission lines, medium-voltage (MV) level for long power 
distribution network, and a low-voltage (LV) level for a loads side. The isolation between the 
different voltage levels is realized by passive transformers operated at line frequency (50Hz/60Hz). 
The location of the transformer is subject to different issues, such as losses. In the case of the HV 
level, these transformers are placed closed to the load to minimize the losses in the transmission 
line. The main drawback of the line frequency transformers (LFTs) is their size and weight. A 
large amount of metal is used for the transformer core itself. It makes the transportation, 
installation, and maintenance of these transformers complicated and expensive. 
The increasing awareness of environmental issues and gas emissions have enhanced the 
research towards a modern power system: the smart grid. In order to make the smart grid realized, 
several technologies have to be developed. Power electronics (PE) is the primary key to advance 
the smart grid. Also, the HFTs are more compatible with the requirements of these new 
technologies, such as distributed energy recourses (DER), which are increasingly being employed 
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in the modern power system. For example, Germany has a goal to use renewable sources to 
generate 80% of its electricity, which likely is fed into LV and MV level. The new era of power 
system needs multi-objective performance levels such as low supply chain and small floor space 
requirement [1]. Besides, as the integration of power electronics increased, different performance 
issue needs more attention.  
 
Figure 1 Comparison between LFT and HFT [2] 
 
PE converters, such as solid-state transformers (SST), are becoming essential for the smart 
grid concept. The SST is a combination of PE converters and high-frequency transformer (HFT) 
that offers a proper solution to the LFT shortages. Considerable reduction in the volumetric of the 
SST is achieved, as shown in Fig. 1, since the HF transformer holds galvanic isolation.  
The SST provides a dc-link voltage that enriches the concept of the DC distribution system. 
Moreover, an advanced protection scheme can be applied, considering the switching nature of 
power electronic devices. Some authors define the SST as a power electronic transformer (PET) 
or an intelligent universal transformer (IUT). 
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1.2 Objective 
This work aims to provide a generic framework for the solid-state transformer based quad 
active bridge. The objective of this thesis is to propose control strategies for dc-dc conversion to 
regulate power and voltage. Although this work is done with the specified values, the equations 
are kept flexible enough for applications at any value.  
This work is dual-purpose in the objective, 1) to enlighten electric power engineers with 
more advanced technologies such as SST based power electronic converter that not only convert 
voltage but also provide several functions to the grid. 2) to provide a controller for the DC-DC 
conversion that enhances its dynamic behavior under unbalance condition. 
1.3 Thesis Organization 
This thesis is organized into three main parts: literature review, control design work, and 
conclusion. First, Section 2 focuses on the literature review on the SST and DC-DC converters. 
This section presents the power converters architectures and control.  
Secondly, Section 3 concentrates on the power and voltage regulation of SST. A linear 
quadratic regulator (LQR) controller is implemented for the DC-DC stage of the SST to regulate 
voltage and power of the SST. In Section 4, the objective is to develop a control strategy to improve 
the voltage and power regulation of the SST, maintain the output voltage, and mitigate the effects 
of nonlinearity and uncertainty on reference tracking. An adaptive Linear quadratic regulator 
(ALQR) control and nonlinear model predictive control (NMPC) are proposed for the DC-DC 
stage of the SST. The last part, Section 5, focuses on stability as it is an interesting point to discuss 
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in the NMPC design. This section aims to develop a control strategy to improve the regulation of 
the SST based QAB considering a practical NMPC scheme with guaranteed stability. The stability 
based suboptimal fixed horizon versions of NMPC for discrete-time systems is presented. 
Lastly, Section 6 presents a research conclusion and provides a summary of the thesis work. 
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2.0 Review of The Previous Work 
Several researchers have been investigating the SST for different applications. This has led 
to different SST architectures and control strategies. This chapter provides an overview of the 
existing architectures and control methods.  
2.1 Review of Solid-State Transformer 
2.1.1 Architecture 
Several SST configurations have been proposed and classified in literature [1][3][4]. SST 
configurations can be classified into single-stage, two-stage, and three-stage that provide more 
functions than the other configurations, see Fig 2.  
 
 
Figure 2 Topology classification of SST 
 6 
A three-stage configuration can be a suitable choice to implement different PE topologies. 
It provides several functionalities such as DER, bidirectional power flow, and voltage 
compensation that enhance the electric power system’s performance. The DER and energy storage 
sources can be integrated into the SST through the dc-link [5][6]. Unlike the LFT, the SST offers 
fault isolation property, which is extremely valuable. Potential applications of SST are summarized 
in Fig. 3. 
 
 
Figure 3 Potential application of SST 
 
The availability of the dc-link is suitable for the connection of different sources, as shown 
in Fig. 4. The MV dc-link can feed new loads and sources such as a fast-charging electric vehicle, 
renewable energy, and energy storage. Also, the LV dc-link allows connecting the LV dc loads or 
sources directly. The DC/DC stage separates the AC power flow between the MV and LV grids, 
so the two grids can be controlled individually.  
 7 
 
Figure 4 A future MV power system based solid-state transformer configuration 
 
The SST consists of several PE converters, which increase the converter size and cost. This 
can be solved by combining the PE converters in multi-winding HF transformers such as multi-
port solid-state transformer (MPSST), which helps to connect different elements in the system [7]. 
This way, the functionality of the several PE converters is combined in one converter, while the 
number of the PE components is minimized; thus, the power density is increased.  
2.1.2 Control for Different Applications 
Several control strategies have been proposed in the literature for controlling the SST. This 
section focuses on the control methods developed for different applications regardless of the SST 
configuration. 
Soft switching techniques are often required in MV and HF applications, such as SST, to 
perform high efficiency [8]. The soft switching techniques are strongly related to the stored energy 
in the semiconductor devices. Phase shift modulation provides simple and effective control, as 
implemented in [9] for FB converter. Trapezoidal current mode presents an attraction solution as 
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implemented in [10] for DAB converter two-stage SST. Triangular current mode (TCM) applied 
to the series resonant DAB in [8] to achieve soft switching and then extended to the QAB in [11].   
The dynamic performance of an isolated dc-dc converter was proposed in [12]. The 
proposed control strategy enhances the availability of the converter in case of multiple device 
failures. Another fault-tolerant topology was proposed in [13] that the FB based SRC can be 
reconfigured in a half-bridge topology using the idea of a voltage-doubler rectifier to maintain the 
operation.  
A power and voltage balance control scheme of a cascaded H-bridge modular inverter is 
presented in [14]. The control method was designed for applications in microgrid under 
unbalanced conditions. Power and voltage balance control based on the single-phase dq model was 
implemented for a cascaded H-Bridge converter-based SST [15]. A novel controller for balancing 
the power of cascaded multilevel converter-based SST without sensing any current in the dc/dc 
stage presented in [16]. A control strategy in [17] was proposed for a three-stage H-bridge based 
SST to regulate the DC link voltage and therefore maintain the output voltage. A power and voltage 
balance control using comprehensive control-based master-slave control was proposed in [18]. 
The controller was applied for the cascaded H-bridge multilevel and for the DAB based SST.  
2.2 Review of DC-DC Converters 
The multi-active bridge (MAB) converters have been receiving more attention for several 
reasons [19][20]. The MAB converters have multi FB modules, which are coupled through a multi 
winding HF transformer. The MAB converters provide several advantages: integration of DER, 
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soft switching capability, and high-power density. However, the control design has to be handled 
wisely as the control complexity significantly increases as the number of ports increases.  
The dual-active bridge (DAB) converter can be considered as the most straightforward 
module of the MAB converter. The triple-active bridge (TAB) converter was proposed as a first 
form of the MAB converter [19]. The nonlinearity of the TAB converter is a common thing for the 
other MAB converters. The QAB converter, with the integration of PV and storage integration, 
was proposed in [11]. The power was injected into SST directly through the HF transformer. 
Another modeling and control design of QAB was proposed in [21] for integrating distributed 
generation and storage. 
2.2.1 Modeling of Power Converters 
Control design needs a suitable system model. HF converter is a nonlinear time-varying 
system due to the switching characteristic. To avoid complexity, more control designers prefer to 
deal with a linear and time-invariant system. Thus, several modeling methods have been developed 
to provide a linear and time-invariant model as an approximation of the converter model. This can 
be done either in the continuous-time domain or discrete-time domain. 
State-space averaging is one of the modeling techniques that generally used [22]. This 
technique assumes the ripples in the state variables are very small. It approximates the state 
equations, which results in a time-invariant model. A small-signal model technique can be used 
for linearization [23]. Another method is called generalized state-space averaging [24]. This 
method considers the ripples resulting in more terms to the state equation. Sampled-date models 
can be used in the discrete-time domain [25].  
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2.2.2 Control of Power Converters 
A closed-loop controller is used to regulate the output voltage and compensate 
disturbances. The idea of this control is to minimize the error between actual output and the desired 
output. The conventional control design method is to apply a small signal approximation, obtain a 
transfer function, then design the control loop [23]. A Proportional-Integral (PI) is a commonly 
used controller in power electronics applications. Another controller is a lead compensator that 
increases the phase margin of the loop. PI controller and lead compensator can only attain infinite 
gain at the DC signal. Whereas, a Proportional-Resonant (PR) controller can reach infinite gain at 
a given frequency [26]. LQR is suitable for a multi input – a multi output system like SST. It was 
used to improve the steady-state and dynamic performances of SST, as presented in [27]. Also, it 
has an excellent robustness property, and its stability is insensitive to small variations. 
The control techniques mentioned above are normally used for one operating point. 
However, dynamic operation cannot be guaranteed when there is a large deviation. Gain-
scheduling control is one of the methods that can be used to enhance performance over a range of 
operating points [28]. Adaptive control can be used for gain-scheduling control where controller 
parameters are adjusted on-line according to a pre-defined schedule [29]. Besides, Adaptive 
control is a useful tool in modern optimal control, such as adaptive LQR [30]. 
There are several nonlinear control techniques that have been used for more precious 
control design. Lyapunov-based control is one of these control designs [31]. Another nonlinear 
control technique is sliding mode control (SMC), a variable structure control method. SMC has 
been used for dc-dc converters [32].  
Model predictive control (MPC) is another effective technique that useful under parameter 
uncertainties, as shown [33]. The MPC has had an excellent history in both the academic and 
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industrial literature. It was adopted by the process industries, which proved to be a very effective 
method of multivariable control. It can handle complex systems with hard constraints and many 
inputs and outputs. The nonlinear model predictive control (NMPC) is an extension of well-
established linear MPC to the nonlinear system. 
Reference [34] used a predictive control technique for the DC-DC converter. This control 
evaluates the optimized delay-angle between the primary and secondary voltages using a 
predictive algorithm. A proposed MPC for SST formed by matrix converters was evaluated in 
[35]. The state variables and the present circuit variables are predicted, then an optimal switching 
state for the next sampling time is selected.  
The MPC stability was investigated in early academic literature but did not receive 
attention in the industrial literature. Stability has been intensively investigated, resulting in 
different strategies: a locally stabilizing terminal feedback controller, a terminal constraint, and a 
terminal cost [36]. 
2.3 Conclusion 
SST is becoming one of the most crucial technologies for the electric power system. As the 
electric power grid moving toward new concepts, more work needs to be done. One of the 
challenges is the voltage and power balance control in the DC-DC converters. In the next section, 
the analysis will be presented, which is applied to the QAB converter. The dynamic performance 
is verified analytically and validated extensively in the MATLAB/Simulink environment.  
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3.0 LQR Approach for Regulating Voltage and Power Flow Through the Ports of a 
Medium Voltage QAB 
The SST is one of many smart grid solutions that has been receiving substantial attention 
for several reasons [37][38]. The SST uses a high-frequency (HF) transformer, thus, reducing 
volumetric footprint resulting in space savings. The SST version utilized in this work is the three-
stage SST composed of a medium voltage (MV) ac-dc stage, HF isolated dc-dc stage, and low-
voltage (LV) dc-ac stage as shown in Fig. 5.  Although several converters have been used as a 
module of the SST, the dual active bridge (DAB) and the series-resonant converter (SRC) have 
been used more regularly as described in [1][8]. The multiple active bridge (MAB) is a good 
alternative which was first investigated in [39], then applied in [21] to connect different renewable 
sources and storage.  
 
 
Figure 5 SST Architecture using the QAB module 
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The use of the MAB as a module of the SST helps to reduce the number of transformers 
and modules compared to the SST based on the DAB while providing the same advantages such 
as high efficiency and soft switching.  The QAB is an extension of the MAB and can exchange 
power among the modules of the MV bridges across the HF transformer. Compared to the DAB, 
the QAB offers a cost reduction of 14.8%. The efficiency of both solutions is very similar, a 
slightly improvement of 5% is obtained in the QAB [40].  
A challenge identified from within the literature is balancing the voltages for each of the 
ports on the MV side of the power electronic unit, labeled b, c, and d in Fig. 6.  Renewable energy 
supply to these ports will be stochastic in nature resulting in voltage variations at the output of the 
bridges feeding the transformer.  If this is not managed appropriately, unequal power flow will be 
drawn by each of the ports leading to undesired voltage ripples that impact the DC-link voltage 
[9][15].   
Control strategies have been presented in the literature, like droop regulation in [41], but 
most have been applied to H-bridge topologies [42].  Another notable reference on the control 
subject is provided in [15].  State feedback control is well known for multi variable systems. The 
LQR is one of the most common optimal control techniques that is suitable for a multi-input–
multi- output system. It has a nice robustness property and its stability is insensitive to small 
variations. In addition, it has been widely used in many applications [27][30][43][44]. The LQR 
can be used in a tracking problem; where the output is compared to a reference to drive the error 
between the reference and the output to zero.  
In this work, we implement a LQR controller for the DC-DC stage of the SST to alleviate 
the issues mentioned for improved renewable energy regulation for SST applications. This work, 
in this section, has three control objectives: (1) to maintain the output voltage of the QAB at the 
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LV side at a constant value, namely, output voltage loop. (2) to balance the output power of the 
QAB at the MV side, namely, power balance control loop. (3) to balance the dc-link voltage of the 
QAB at the MV side, namely, power distribution loop. 
3.1 System Description and Modeling 
In this study, triangular current modulation (TCM) is used for the QAB converter to expand 
the soft switching range in case of variation in the output voltage [11] as shown in Fig. 6. The duty 
cycle for the LV module, a, is given by 𝐷1 whereas the duty cycles of the MV modules are given 
by 𝐷2𝑏 , 𝐷2𝑐 and 𝐷2𝑑.  
 
 
Figure 6 Modulation of the QAB 
 
To achieve ZCS operation, ∆𝑖𝐿𝑏 (0<𝑡<𝐷2𝑇𝑠) must equal ∆𝑖𝐿𝑏 (𝐷2𝑇𝑠<𝑡<𝑇𝑠/2), [11], where 𝐷1 
and 𝐷2 are calculated with (3.1).  By knowing the system duty cycles, the inductance value, L, to 
transfer nominal power, P, can be calculated with (3.2).  In this work, it is assumed that the QAB 
ports operate in an unbalanced power condition, that is, 𝑃𝑏 ≠ 𝑃𝑐 ≠ 𝑃𝑑.  Therefore, the duty cycle 
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of each MV bridge will have a nominal value and dynamic component defined by (3.3) where, 
∆𝐷2𝑖 = 𝑃𝑟𝑒𝑓 − 𝑃𝑖. Under nominal operating conditions, 𝑃𝑟𝑒𝑓 will be set to 1/3 of the total power 
supplied, 𝑃𝑎1, to the low voltage end. The average power, 𝑃𝑖, is the product of voltage, 𝑉𝑖, and the 
average current, 𝐼𝑖, where i reflects MV bridges b, c, and d. The voltage at the MV side and the 
LV side is represented as 𝑉𝑀 and 𝑉𝐿, respectively. Note that 𝑛 is the transformer turns ratio and 𝑓𝑠 









2 (𝑉𝑀 − 𝑛𝑉𝐿)
4 𝑃 𝑓𝑠 𝑉𝑀
 
(3.2) 
𝐷2𝑖 = 𝐷2 − ∆𝐷2𝑖 (3.3) 
 
3.2 Controller Design for Regulating QAB Port Power and DC Output Voltage 
The control design for the SST DC-DC stage is performed using the conventional PI 
controller [21]. Although, many modern control algorithms, including the LQR approach, have 
been proposed by researchers as control approaches to improve their performance [27]. In [44], 
the authors used a hybrid control algorithm using PI and LQR to improve the performance for 
wind turbine. In this work, we are assuming that the system can be linearized around an operating 
point. To maintain the output voltage, we are going to design a PI controller. 
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Herein, the voltage regulator 𝐺𝑣(𝑠) ensures that the output voltage 𝑉𝐿 tracks the voltage 
reference set-point, 𝑉ref. To obtain the transfer function, (3.8a), showing the relationship between 
the output voltage and duty cycle, the averaged, state-space relationships were obtained for the 
time period between 0 < 𝑡 <
1
2
𝑇𝑠, where 𝑇𝑠 is the switch period.  
The control delay, 𝜏, is set to 1/20𝑒3 for 1, PWM period, [11], 𝐶𝑎 represents the capacitor, 
and 𝑅 represents the load on the LV side of the converter. 𝐺𝑣(𝑠) will be analytically developed 
here. 
First, it is assumed that the MV side voltage is equal to 𝑉𝑀, that is the value in the nominal 
state. At this time, the LV side current increases from zero to its next maximum current and then 
decreases again as described by (3.4a). 
𝑑𝑣𝐿
𝑑𝑡
 can be calculated with (3.5a) – (3.5c).   
𝑖𝐿𝑎






































































= 𝑘1𝑣𝐿 − 𝑘2𝑣𝐿





















,   𝑘2 =
3𝑛2
8𝐿𝑓𝐶𝑎𝑣𝑀













(1 − 𝑑1)𝑣𝐿 







To linearize (3.6), we apply a small signal approximation as follows: 𝑣𝐿 = 𝑉𝐿 + ?̃?𝐿, and  
 𝑑1 = 𝐷1 + ?̃?1. Therefore, 
𝑑?̃?𝐿
𝑑𝑡
 can be obtained and is listed as (3.7a) and (3.7b). Note that the 





= 𝑘3(𝑉𝐿 + ?̃?𝐿)(𝐷1 + ?̃?1) − 𝑘2(𝑉𝐿 + ?̃?𝐿)
2(𝐷1 + ?̃?1) −
1
𝐶𝑎𝑅




= 2 [(𝑘3 − 2𝑘2𝑉𝐿)𝐷1 −
1
𝐶𝑎𝑅



















Finally, we obtain 𝐺𝑣(𝑠) listed as (3.8). So, we can design the output voltage control loop 



























3.2.1 Basic Primer of State Feedback Control Using LQR 
Consider a linear, discrete-time, dynamic system in the state-space form described by (3.9) 
and (3.10). The cost function is presented as (3.11) and (3.12). The optimal control design here is 
to find a control input u to minimize the cost function. Since the linearization is around the 
operating point and the deviation is assumed not large, LQR will be considered for the other two 
controllers.  
After taking the derivative with respect to the control inputs, we can represent the control 
signal u as a linear state feedback at time N-1 as shown in (3.13), where K is called the state 
feedback matrix. The dynamic system can be represented by (3.14).  Note that H is the final state 
cost, Q is the state cost, and R is the input cost with 𝐻 = 𝐻𝑇 ≥ 0 , 𝑄 = 𝑄𝑇 ≥ 0 and 𝑅 = 𝑅𝑇 > 0. 
𝑥𝑘+1 = 𝐴𝑘𝑥𝑘 + 𝐵𝑘𝑢𝑘 (3.9) 






















∗ ≡ −𝐾𝑁−1𝑥𝑁−1 (3.13) 
𝑥𝑘+1 = (𝐴𝑘 − 𝐵𝑘𝐾)𝑥𝑘 (3.14) 
 
3.2.2 Proposed Power Balance Control 
For the power balance loop, the controller is implemented using LQR based state feedback 
control under the condition that the system is completely controllable.  In the balanced condition, 
𝑃𝑏1, 𝑃𝑐1 and 𝑃𝑑1 should be 1/3 of the total power supplied, 𝑃𝑎1 , whereas in an unbalanced 
condition, 𝑃𝑏1 + 𝑃𝑐1 + 𝑃𝑑1 = 𝑃𝑎1. A change in any of the duty cycles in the conversion system 
will alter the power flow in a given port described later by (3.26). As seen in Fig. 7 in red, a positive 
change or a negative change in ∆𝐷2𝑖, (3.3), will dynamically alter the peak currents and, hence, 
port power.  
 
 
Figure 7 Current waveform according to the change of ∆𝑫𝟐𝒊 
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Two operation scenarios of 𝑖𝑖 were examined analytically to quantify the relationship 
between ∆𝐷2𝑖 and the dynamic power change ∆𝑃i at the MV bridges. This analysis will be useful 
in finding matrix B of the state-space form, (3.28c).  We will start with the operation action that 
can be changed due to ∆𝐷2𝑏, then we will only present the final results for ∆𝐷2𝑐 and ∆𝐷2𝑑. 
Scenario 1: It is assumed that ∆𝐷2 > 0 occurs on the 𝑀𝑏 side: (∆𝐷2 = ∆𝐷2𝑏).  











  , where 











. Therefore, the change 
of 𝑖𝑏 due to ∆𝐷2𝑏 can be found in (3.15a) and (3.15b). So, the current change on 𝑀𝑏 due to ∆𝐷2𝑏 
is presented in (3.15c). Thus, the amount of power change is presented in (3.15d). 
∆𝑖𝑏
2 =
























Next, the change that ∆𝐷2𝑏 can make on the 𝑀𝑐 side is formulated as follows. The current 











 , where the change of 











. Therefore, the change of 𝑖𝑐 and then 




























Similarly, the current change and the amount of power change on the 𝑀𝑑 side due to the 














Scenario 2:  It is assumed that ∆𝐷2 < 0 occurs on the 𝑀𝑏 side (∆𝐷2 = ∆𝐷2𝑏). 




















. Therefore, the change of 𝑖𝑏 due to ∆𝐷2𝑏 can be found 























Then, the change of ∆𝐷2𝑏 that can be made on the 𝑀𝑐 side is formulated as follows. The 





































Since (3.18c) is found to be equal to (3.15c), and (3.19c) is equal to (3.16c). So, the amount 
of power change on the 𝑀𝑑 side can be evaluated by Equation (3.17b). 
The action of ∆𝐷2𝑐 on the power change at a given port can be formulated as (3.20) – 




































From Equations (3.15d), (3.16d), (3.17b), and (3.20) - (3.25), the change in power caused 
















𝐷2𝑏          −
𝑉𝑏𝑉𝑐
4𝐿𝑓
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𝑉𝑐𝑉𝑑
4𝐿𝑓


























A design objective is to balance the power at the MV side, yet, also guarantee ZCS of all 
the semiconductor cells.  To do so, 𝐷2𝑑 is determined with (3.27) and duty cycle 𝐷2𝑏 and 𝐷2𝑐 are 
updated with the LQR algorithm, Fig. 8. The nonlinear change of the converter due to the duty 
cycle 𝐷2 is not considered to decrease the deviation. 
 
 
Figure 8 Structure of Control for the QAB 
 
The discrete state space model of the balanced plant, (3.28a), which focuses only on bridge 
b and c, can be constructed using (3.26). It is assumed that A, (3.28b), is not changed, but matrix 
B, (3.28c), will alter according to the disturbances in the voltages and duty cycles on the MV side. 
Therefore, the plant is a nonlinear abnormal system. The uncertainty can be limited by bounding 





] = A [
𝑃𝑏1(𝑛)
𝑃𝑐1(𝑛)






1   0
0   1
] (3.28b) 
B = [
𝐷2𝑏     0




























3.2.3 Proposed Power Distribution Control 
For our study, a weighted value for 𝑥𝑏,  𝑥𝑐, and 𝑥𝑑 is assigned to simulate the change in 
the power states at the MV port. Thus, 𝑃𝑖𝑟𝑒𝑓 = 𝑥𝑖𝑃𝑎 , where 𝑖 = 𝑏, 𝑐, and 𝑑 for each MV port. This 
power distribution control uses 𝑣𝑏,  𝑣𝑐, 𝑣𝑑 as control signals.  Thus, we can obtain the discrete 
state space model with PWM period as a sampling period. Since the power balance control and 
the power distribution control can interfere with each other at the MV side, for regulation purposes, 
we utilize the current of the first switching half period to obtain, 𝑃𝑖1, (power balance control) and 
the current of the second switching half period to obtain, 𝑃𝑖2,  (power distributed control). Using 






Refer to Fig. 8 for the remaining discussion on the control.  The offset signals, 𝑣𝑖, are used 
to obtain the voltage reference, 𝑉𝑖𝑟𝑒𝑓, where 𝑉0 is the voltage set point at no load condition. The 
current reference 𝐼𝑖𝑟𝑒𝑓 is generated by regulating the difference between 𝑉𝑖𝑟𝑒𝑓 and the output 
voltage 𝑉𝑖. From here, the duty cycle for the inner DC-DC converter is obtained to balance the 
voltage as shown in Fig. 8. 
3.2.4 Mathematical Relation Between Power and Voltage in The Power Distributed Control 
In order to find the control matrix 𝐵𝑝, (42), analytically, some assumptions will be 
considered. The half period starts at t = 0, (𝑣𝑏,  𝑣𝑐, 𝑣𝑑) are constant, and a switching function, 𝑆𝐷2𝑖, 
described by (3.29) will be utilized.  In the forthcoming section, specific relationships will use the 
following relationship where x and y are specific port letters. 
min(𝐷2𝑥,  𝐷2𝑦) = {
𝐷2𝑥,        𝑖𝑓 𝐷2𝑥 ≥  𝐷2𝑦




The central point voltage, 𝑣𝑥, shown in Fig. 2, can be written as (3.30). The current flowing 
on the MV side, 𝑖𝑖, is expressed by (3.31); where 𝑖𝑖0 is the initial value of the current at the start of 
the half cycle. Therefore, the mean value of the power (𝑃𝑏2, 𝑃𝑐2 and 𝑃𝑑2) in one cycle, which 
considers only the half period, can be calculated by (3.32).  
𝑆𝐷2𝑖 = {
1,       0 < 𝑡 < 𝐷2𝑖𝑇𝑠 







𝑛𝑣𝐿 + 𝑣𝑏𝑆𝑑2𝑏 + 𝑣𝑐𝑆𝑑2𝑐 + 𝑣𝑑𝑆𝑑2𝑑
4
,    0 < 𝑡 < 𝐷1𝑇𝑠 






𝑖𝑖(𝑡) = 𝑖𝑖0 +
1
𝐿








































2 − 𝑣𝑐(min(𝐷2𝑏 ,  𝐷2𝑐))








2 − 𝑣𝑏(min (𝐷2𝑏,  𝐷2𝑐))








2 − 𝑣𝑏(min(𝐷2𝑏,  𝐷2𝑑))







The approximate change of the current waveform on the 𝑀𝑖 side during one cycle assumes 
that 𝐷1 and 𝐷2𝑖 are both constant. Thus, 𝑖𝑖0 is constant between the neighboring cycles (for samples 
taken at n and n + 1 as an example) and the changes in 𝐷1, 𝐷2𝑖 , 𝑣𝑏, 𝑣𝑐, 𝑣𝑑 and 𝑣𝐿 can be ignored. 
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We introduce the notation 𝑃2 = [𝑃𝑏2, 𝑃𝑐2, 𝑃𝑑2]
𝑇 , 𝑣 = [𝑣𝑏, 𝑣𝑐 , 𝑣𝑑]
𝑇, and rewrite (3.33), 
(3.34) and (3.35) between n and n + 1 states as (3.36) and (3.37). 
𝑃2(𝑛) = 𝑃21(𝑣(𝑛)) + 𝑃22(𝑣(𝑛)) (3.36) 











 𝑣𝑏((3𝑣𝑏 − 𝑛𝑣𝐿)𝐷2𝑏
2 − 𝑣𝑐(min(𝐷2𝑏,  𝐷2𝑐))
2 − 𝑣𝑑(min(𝐷2𝑏,  𝐷2𝑑))
2)
𝑣𝑐((3𝑣𝑐 − 𝑛𝑣𝐿)𝐷2𝑐
2 − 𝑣𝑏(min(𝐷2𝑏,  𝐷2𝑐))
2 − 𝑣𝑑(min(𝐷2𝑐,  𝐷2𝑑))
2)
𝑣𝑑((3𝑣𝑑 − 𝑛𝑣𝐿)𝐷2𝑑
2 − 𝑣𝑏(min(𝐷2𝑏 ,  𝐷2𝑑))














It is assumed that 𝑃22(𝑣(𝑛)) ≈ 𝑃22(𝑣(𝑛 + 1)), so we can obtain (3.38) by subtracting 
(3.36) from (3.37). Let the design parameter be 𝑣 = [𝑣𝑏, 𝑣𝑐, 𝑣𝑑]
𝑇. Considering only a small change 
in 𝑣, 𝑃21(𝑣) can be expressed as (3.39). Substitute (3.39) into (3.38) to obtain (3.40), while noting 
that ∆𝑣 = 𝑣(𝑛 + 1) − 𝑣(𝑛) and a definition provided by (3.41). 
𝑃2(𝑛 + 1) = 𝑃2(𝑛) + 𝑃21(𝑣(𝑛 + 1) − 𝑣(𝑛)) (3.38) 
𝑃21(𝑣) = 𝑃21(𝑉) +
𝜕𝑃21(𝑣)
𝜕𝑣




























2 − 𝑉𝑐(min(𝐷2𝑏,  𝐷2𝑐))
2 − 𝑉𝑑(min(𝐷2𝑏 ,  𝐷2𝑑))
2 −  𝑛𝑉𝐿𝐷2𝑏
2  
𝑓𝑏𝑐 = −𝑉𝑏(min(𝐷2𝑏,  𝐷2𝑐))
2 
𝑓𝑏𝑑 = −𝑉𝑏(min(𝐷2𝑏,  𝐷2𝑑))
2 
𝑓𝑐𝑏 = −𝑉𝑐(min(𝐷2𝑏,  𝐷2𝑐))
2 
𝑓𝑐𝑐 = 6𝑉𝑐𝐷2𝑐
2 − 𝑉𝑏(min(𝐷2𝑏,  𝐷2𝑐))
2 − 𝑉𝑑(min(𝐷2𝑐,  𝐷2𝑑))
2 − 𝑛𝑉𝐿𝐷2𝑐
2  
𝑓𝑐𝑑 = −𝑉𝑐(min(𝐷2𝑐,  𝐷2𝑑))
2 
𝑓𝑑𝑏 = −𝑉𝑑(min(𝐷2𝑏 ,  𝐷2𝑑))
2 
𝑓𝑑𝑐 = −𝑉𝑑(min(𝐷2𝑐 ,  𝐷2𝑑))
2 
𝑓𝑑𝑑 = 6𝑉𝑑𝐷2𝑑
2 − 𝑉𝑏(min(𝐷2𝑏,  𝐷2𝑑))




Therefore, the discrete-time state space model of the power distribution control plant is 
found to be (3.42) after using (3.41). 
𝑃2(𝑛 + 1) = 𝐴𝑝𝑃2(𝑛) + 𝐵𝑝∆𝑣 (3.42) 
 




The matrix 𝐵𝑝 is expressed as 𝐵𝑝1, (3.43), when 𝑉𝑏 = 𝑉𝑐 = 𝑉𝑑 = 𝑉𝑀 , and 𝐷2𝑏 = 𝐷2𝑐 =






4𝑉𝑀 − 𝑛𝑉𝐿 −𝑉𝑏 −𝑉𝑏
−𝑉𝑐 4𝑉𝑀 − 𝑛𝑉𝐿 −𝑉𝑐








4𝑉𝑀 − 𝑛𝑉𝐿 −𝑉𝑏 −𝑉𝑏
−𝑉𝑐 4𝑉𝑀 − 𝑛𝑉𝐿 −𝑉𝑐
−𝑉𝑑 −𝑉𝑑 4𝑉𝑀 − 𝑛𝑉𝐿
] 
(3.44) 












2 ∙ 𝐵𝑝0 ∙ (𝐼3×3 + 𝐵𝑝0
−1… 
(𝐵𝑝01 − 𝐵𝑝0)) 
𝐵𝑝 = (𝐼3×3 + ∆2𝑏) ∙ 𝐷2












































𝐵𝑝01(1,1) = 6𝑉𝑀 − 𝑉𝑀
(min(𝐷2𝑏 ,  𝐷2𝑐))
2 + (min(𝐷2𝑏,  𝐷2𝑑))
2
𝐷2𝑏

















𝐵𝑝01(2,2) = 6𝑉𝑀 − 𝑉𝑀
(min(𝐷2𝑏,  𝐷2𝑐))
2 + (min(𝐷2𝑐 ,  𝐷2𝑑))
2
𝐷2𝑐
2 − 𝑛𝑉𝐿 
𝐵𝑝01(2,3) = −𝑉𝑀














𝐵𝑝01(3,3) = 6𝑉𝑀 − 𝑉𝑀
(min(𝐷2𝑏 ,  𝐷2𝑑))
2 + (min(𝐷2𝑐,  𝐷2𝑑))
2
𝐷2𝑑
2 − 𝑛𝑉𝐿 
Equation (3.45a) is the multiplicative uncertainty expression of the control matrix 𝐵𝑝 
separated by the input side, ∆2𝑏, and the output side, ∆1𝑏, with 𝐵𝑝0 ∙ 𝐷2
2 as the nominal plant. Here 
𝐷2
2 is chosen so that the norm of the model uncertainty ∆2𝑏 may be small.  
3.3 Power and Voltage Regulation Verification 
The parameters of the QAB converter are shown in Table 1. Assumed weighted values are 
used to represent the change in the state of power at the MV side for each port as shown in Table 
2. The proposed control scheme maintains the LV bus at 700 V and regulates the MV bus to its 
nominal value as shown in Fig. 9. With the prescribed change in power settings at 0.02 seconds 
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on the MV side and change at 0.04 seconds on the LV side, Fig. 10 and 11 shows the system 
regulation to the reference values to ensure power is equally shared by all three ports to the load.  
The transition at 0.02 seconds is performed by changing the weighted value (𝑥𝑏,  𝑥𝑐, and 
𝑥𝑑).  They are assigned to simulate the change in the power states at the MV side of the converter. 
A load step change is initiated at 0.4 seconds. In both scenarios, the transition processes are 
achieved smoothly, which validates the effectiveness of the proposed control scheme. As these 
system alterations occur, the duty cycle 𝐷1 is updated accordingly resulting in duty cycle updates 
to 𝐷2𝑏 , 𝐷2𝑐, and 𝐷2𝑑, according to (3.1), as shown in Fig. 12. 
 
 
Table 1 Parameters of the Simulation Model 
Symbol Parameters Value 
𝑉𝑀 DC input voltage 1120 V 
𝑉𝐿 Output voltage 700 V 
𝑛 T.F turns ratio 1.2 
𝐿𝑏,𝑐,𝑑 MV Inductors 12.7 𝜇𝐻 
𝐿𝑎 LV Inductor 7.5 𝜇𝐻 






Table 2 Power Alterations at Each MV Port 
Time (s) 𝑃𝑎 (W) 𝑃𝑏𝑟𝑒𝑓  (W) 𝑃𝑐𝑟𝑒𝑓 (W) 𝑃𝑑𝑟𝑒𝑓 (W) 
0 - 0.02 5.5x104 0.43𝑃𝑎 0.20𝑃𝑎 0.37𝑃𝑎 
0.02 - 0.04 5.5x104 0.27𝑃𝑎 0.33𝑃𝑎 0.40𝑃𝑎 

















Figure 12 Duty cycles at MV side and LV side 
 
 
For verification purposes, the voltage (𝑉𝑎, 𝑉𝑏 , and 𝑉𝑥) and current waveforms (𝑖𝐿𝑎, 𝑖𝐿𝑏, 𝑖𝐿𝑐, 
and 𝑖𝐿𝑑) in the unbalance condition are shown in Fig. 13. The current 𝑖𝐿𝑏, 𝑖𝐿𝑐 and 𝑖𝐿𝑑 have an offset 
due ∆𝐷2𝑏, ∆𝐷2𝑐, and ∆𝐷2𝑑 ,respectively. Lastly, the QAB converter maintains ZCS at the LV side. 
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Figure 13 Voltages and currents using TCM 
3.4 Conclusion 
The power and voltage regulation for the SST based QAB has been performed on the MV 
side using the LQR based state feedback technique. Two operations were simulated. First, as the 
state of power was changed at the MV side and then, second, as a step change was applied at the 




4.0 Power Regulation of a Solid-State Transformer Based Quad-Active Bridge DC-DC 
Converter Using Adaptive Linear Quadratic Regulator and Nonlinear Model Predictive 
Control 
The SST is a combination of power electronic (PE) converters and a high-frequency 
transformer (HFT) as shown in Fig.14. Distributed energy resources (DER’s) increasingly 
interface the SST. However, the high penetration of the intermittent DER can cause an unequal 
processed power through the QAB which leads to voltage unbalances on the MV side that impact 
the DC-link voltage [11]. This voltage unbalance problem makes it difficult to feed a common 
load without violating its voltage limits.   
 
 
Figure 14 SST based QAB module 
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Therefore, voltage regulation routines must be investigated to target these voltage 
unbalances in order to maintain constant output voltage. A challenge identified and solved in this 
work is balancing the power at each of the ports on the MV side of the QAB module, labeled b, c, 
and d in Fig. 14. Several control techniques have been presented in the literature [11][16], but most 
have been applied to H-bridge topologies [14][15][18]. Power and voltage regulation of a SST 
based QAB was performed in [45]. The LQR technique was implemented into two control loops, 
a power balance loop and a power distribution loop. The objective of these two loops is to balance 
the power and voltage at the MV side respectively. Despite the effort reported, nonlinearity and 
uncertainty are still a challenge in MAB such as QAB [19]. LQR is designed with linear systems, 
which has a limited operation range, and cannot be directly applied to a nonlinear system [46]. So, 
other combined techniques have been investigated to mitigate the phenomena mentioned earlier.  
Several adaptive control methods were proposed for different applications [30][46]. The 
ALQR is a useful tool in modern optimal control design. The power balance loop mentioned in 
[45] monitors the change in the duty cycle of the SST LV side, 𝐷1. However, we also have to 
consider the duty cycle at the MV side, 𝐷2 in the control design to limit its uncertainty. In this 
paper, an adaptive method is introduced to track the nonlinear change of the converter due to the 
duty cycle 𝐷2 and the voltage at the MV side. In this work, the power balance loop is implemented 
using ALQR based state feedback control assuming that the system is fully controllable. 
A second dc/dc converter was added to control the voltage fed into the MV ports. This 
control loop, referred to as the power distribution control, used LQR. However, since LQR is 
designed for linear systems, it is often inadequate to describe a nonlinear multivariable plant. 
Several control techniques could be used to overcome the limitation of LQR. This motivates the 
use of NMPC which has been widely proposed as a promising technique for the control of power 
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electronic converters [35][47][48]. NMPC is an optimization-based method for the feedback 
control. It shows several advantages, such as fast dynamic response and flexibility to include 
constraints in the control loop [48]. In our control architecture, the power distribution control is 
implemented using NMPC. 
The objective of this chapter is to develop a control strategy to improve the regulation of 
the SST based QAB, maintain the output voltage, and mitigate the effects of non-linearity and 
uncertainty associated with reference tracking. Therefore, the ALQR control and NMPC are 
implemented together for the QAB.  
4.1 System Description and Converter Model 
The dual active bridge (DAB) and quad active bridge (QAB) have been widely used as a 
module of the DC/DC stage of the SST as described in [1][11]. The QAB provides the same 
advantages as the DAB based SST but with minimal number of transformers [11][21]. The QAB 
designs have four active bridges, each of them is denoted by a, b, c, and d as presented in Fig. 14. 
The voltage at the medium voltage (MV) side and the low voltage (LV) side is represented as 𝑉𝑀 
and 𝑉𝐿, respectively. Bridge a is connected to the LV side, whereas bridges b, c, and d are 
connected to the MV side. The duty cycle for bridge a is given by 𝐷1 while the duty cycles for the 
MV bridges are given by 𝐷2𝑖, where i reflects the ports b, c, and d. The triangular current 
modulation (TCM) is used to modulate the QAB in the SST to guarantee the soft switching 
operation as shown in Fig. 15. 
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Figure 15 Modulation of the QAB 
 
The operational principle of the TCM is described in [11]. As a result, the relation between 
𝐷1 and 𝐷2 is presented in (4.1). The inductance value, L, can be calculated with (4.2).  In this study, 
it is assumed that the QAB operates with unbalanced power flow through each of the SST ports, 
𝑃𝑏 ≠ 𝑃𝑐 ≠ 𝑃𝑑.  Thus, the duty cycle of each port of the MV side will have a nominal value, 𝐷2, 
and dynamic value, ∆𝐷2𝑖, defined by (4.3). The transformer turns ratio and the switching frequency 









2 (𝑉𝑀 − 𝑛𝑉𝐿)
4 𝑃 𝑓𝑠 𝑉𝑀
 
(4.2) 
𝐷2𝑖 = 𝐷2 − ∆𝐷2𝑖 (4.3) 









4.2 Controller Design for Regulating QAB Port Power and DC Output Voltage 
Three control loops are implemented in this work for regulating power and voltage at the 
MV of SST based QAB. First, a feedback voltage regulator is used to maintain the output voltage 
at the LV side. Secondly, ALQR is implemented here to balance the unequal processed power at 
the MV side. Last loop is related to the inner DC-DC converter to regulate the voltage given to the 
MV ports of QAB. This will be explained in the forthcoming sections. 
4.2.1 Proposed Output Voltage Control 
A feedback voltage regulator 𝐺𝑣(𝑠) is designed to maintain a constant voltage level at the 
LV side. The voltage regulator 𝐺𝑣(𝑠) operates by comparing the actual output voltage, 𝑉𝐿, to the 
voltage reference set-value, 𝑉ref. To maintain the output voltage, the transfer function, (4.4a) 
between the output voltage and duty cycle were obtained.  Coefficients a and b for transfer 
function, 𝐺𝑣(𝑠), have been analytically developed. Note that 𝑇𝑠 is the switching time, 𝜏 is the 




























4.2.2 Proposed Power Balance Control 
In the unbalanced condition, 𝑃𝑏1 + 𝑃𝑐1 + 𝑃𝑑1 = 𝑃𝑎1 must hold. A change in any of the duty 
cycles in the QAB will alter peak currents and, hence, port power. Two operational scenarios of 
current 𝑖𝑖 were examined analytically to quantify the relationship between ∆𝐷2𝑖 and the dynamic 
power change ∆𝑃i at the MV bridges as described in (4.5). The discrete state space model of the 
balanced plant, (4.6), which focuses only on bridge b and c, can be constructed using (4.5) as 
explained in [45]. Here, it is assumed that A is not changed, but matrix B, (4.7), will alter according 
to the disturbances in the voltages and duty cycles on the MV side. Note that matrix 𝐵1, (4.7), is 
expressed as 𝐵0 when 𝑉𝑏 = 𝑉𝑐 = 𝑉𝑑 = 𝑉𝑀. The plant is a nonlinear abnormal system. Therefore, 
the ALQR controller is implemented to achieve the power balance control goal for the nominal 
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Figure 16 Control Structure for the SST based QAB 
 
Assuming that we can measure the state x = [
𝑃𝑏1
𝑃𝑐1
] of the model expressed in (4.6), we can 
build a balanced control system with a high tracking performance by the following state-feedback 







] as the setpoints of 𝑃𝑏1 and 𝑃𝑐1 at the current time, the 
control signal is defined as 𝑢(𝑛)  =[
∆𝐷2𝑏
∆𝐷2𝑐





Figure 17 The design structure of the balanced control loop 
 
 
The state feedback matrix, 𝐾𝑝, can be found by designing the control system for the 
nominal plant, 𝐷2 𝐵0. The state space model of the nominal plant including the integrator in Fig. 
17 is described as (4.8) where the last term, 𝑟(𝑛) − 𝑟(𝑛 + 1), represents disturbances in the 
conversion system. If the system is stabilized and 𝑃𝑎1 converges to a specified value, the 
disturbance terms decline and ultimately reach zero. Thus, 𝐾𝑝 can be obtained as a result of the 
minimization of quadratic cost function - observe (4.9a) or (4.10a). The state cost, 𝑄, and the input 
cost, 𝑅, can be set in inverse proportion to |𝑒|𝑚𝑎𝑥
2  and  |𝑢|𝑚𝑎𝑥
2 , taking into account the maximum 
value that |𝑒| and |𝑢| can reach. 
𝑒(𝑛 + 1) = 𝐼2×2𝑒(𝑛) + 𝐷2𝐵0𝑢(𝑛) + (𝑟(𝑛) − 𝑟(𝑛 + 1))  (4.8) 






𝑇𝑆0B𝐵0 + R) 
−1 ∙ B𝐵0
𝑇𝑆0𝐴 (4.9b) 








2R) −1 ∙ (𝑤B𝐵0
𝑇)S𝐴 (4.10b) 
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𝐾𝑝0[𝑥(𝑛) − 𝑟(𝑛)] 
(4.11) 
 
Let’s consider the state feedback matrix based LQR, 𝐾𝑝𝑜, as the controllers obtained by 
using nominal set-point, (4.1), based upon parameters in Table IV; 𝐷2o = 0.35 [11]. When we 
assume that A= I, I being the identify matrix, and 𝐵𝐵0 = 𝐷2o ∙ 𝐵0, 𝐾𝑝𝑜 can be determined from 
(4.9b), where, 𝑆0 is a solution of the discrete-time Riccati equation. However, this controller cannot 
guarantee that the minimization of the evaluation cost function (4.9a) is achieved when 𝐷2 
changes. Therefore, the ALQR control is implemented which copes with the change of 𝐷2. 
Assuming that 𝐷2 changes according to 𝐷2 = 𝐷2o𝑤, where w is a weight to represent the change 
of 𝐷2. Then, the ALQR problem can be set to minimize the performance cost function listed as 
(4.10a). The state feedback matrix based ALQR, 𝐾𝑝, can be determined by (4.10b). Although 𝐷2 




 as shown in (4.11). 
4.2.3 Proposed Power Distribution Control 
The overall structure of a NMPC scheme is illustrated in Fig. 18. It is necessary to obtain 
measurements of the states of the system. The idea of the NMPC is that we optimize the predicted  
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future behavior of the system by minimizing a cost function over a finite time horizon using a 
model of the system. Then, use the optimal solution as a feedback control for the next sampling 
interval until new measurements of the state are available [47]-[48]. 
 
 
Figure 18 Basic NMPC contol loop 
 
Referring to the dashed blue region in Fig. 16 and using the predicted and locally measured 
parameters, the offset signals, 𝑣𝑖, are acquired. This signal along with the voltage set point at no 
load, 𝑉0, are used to obtain the voltage reference, 𝑉𝑖𝑟𝑒𝑓. The current reference, 𝐼𝑖𝑟𝑒𝑓 , is generated 
by regulating the difference between, 𝑉𝑖𝑟𝑒𝑓, and the output voltage, 𝑉𝑖. Then, the duty cycle for the 
inner DC-DC converter, the dashed red box in Fig. 16, is obtained to balance the voltage.  
The half period starts at t = 0, (𝑣𝑏,  𝑣𝑐, 𝑣𝑑) are constant where 𝑖𝑖0 is the initial value of the 
current at the start of the half cycle. The mean value of the power (𝑃𝑏2, 𝑃𝑐2 and 𝑃𝑑2) in one cycle, 
which considers only the half period, is derived analytically (4.12). The QAB distribution plant 
with 𝑃2 = [𝑃𝑏2, 𝑃𝑐2, 𝑃𝑑2]
𝑇 as control value and 𝑣 = [𝑣𝑏, 𝑣𝑐 , 𝑣𝑑]
𝑇 as control signal, is a nonlinear 




𝑣𝑏(3𝑣𝑏 − 𝑣𝑐 − 𝑣𝑑 − 𝑛𝑣𝐿)𝐷2𝑏
2
8𝐿𝑓
+ 𝑖𝑏0 ∙ 𝐷2𝑏 ∙ 𝑣𝑏 
(4.12a) 
𝑃𝑐2 =










2 − 2(𝑣𝑏𝐷2𝑏 + 𝑣𝑐𝐷2𝑐)𝐷2𝑑]
8𝐿𝑓
+⋯ 
𝑖𝑐0 ∙ 𝐷2𝑑 ∙ 𝑣𝑑 
 
(4.12c) 
𝐽𝑃(𝑣) = (𝑃𝑏𝑟𝑒𝑓(𝑛 + 1) − 𝑃𝑏2(𝑛 + 1))
2 + (𝑃𝑐𝑟𝑒𝑓(𝑛 + 1) − 𝑃𝑐2(𝑛 + 1))
2… 




The NMPC control process involves: the model predictive using measurement value, 𝑖𝑖0, 
using the mean power (4.12), minimizing the cost function, (4.13) and the online optimization 
using Resilient Backpropagation (RPROP), Fig. 5. The variable 𝑖𝑖0 is used for prediction because 
it is almost constant over a certain period of time (for samples taken at n and n + 1 as an example). 
This controller is designed by an algorithm that realizes a gradient descent characteristic of (4.13) 
under these system constraints. The cost function used for the NMPC algorithm, (4.13), will be 
minimized by the optimization algorithm, RPROP. Equation (4.14) is used to calculate the 
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2 − 2(𝑣𝑏𝐷2𝑏 + 𝑣𝑐𝐷2𝑐)𝐷2𝑑







+ 𝑖𝑑𝐷2𝑑  
 
RPROP is a learning scheme that performs a direct adaptation of each weight based on 
local gradient information. It considers only the sign of the partial derivative to perform both 
learning and adaptation [49]. The RPROP algorithm can be repeated several times in one control 
cycle to improve the accuracy in determining the optimal solution. At this time, 𝑃𝑖2 and 𝑣𝑖 are 
changed according to the result of the previous execution, and 𝑃𝑖𝑟𝑒𝑓 is fixed to 𝑃𝑖𝑟𝑒𝑓(𝑛 + 1). If the 
cost function value at the preceding execution process is smaller than the current execution 
process, the repeated execution is stopped to ensure monotonicity reduction characteristics of 
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optimization. The voltage constraint is supplemented to the RPROP algorithm. RPROP, as seen in 
Table 3, introducing a time varying weight step ∆𝑖 that determines the size of the weight update, 
while ∆𝑣𝑖 represents the weight update itself.  
Note that, (𝑡 − 1) represents the previous execution process, (𝑡) represents current 
execution process, and (𝑡 + 1) represents the next execution process. In the algorithm, the 
minimum step is ∆𝑚𝑖𝑛= 0.1 and the maximum step is ∆𝑚𝑎𝑥= 10. The optimizer parameters are 
set to 𝜂+ = 1.2,  𝜂− = 0.5, and 𝑆 = 1𝑒 − 6. In order to reduce the effect of voltage saturation or 
𝐷1 saturation, a setpoint and saturation information are implemented in the control scheme. 𝑉𝑚𝑎𝑥 
and 𝑉𝑚𝑖𝑛 are set as the more deviating values from the constraint voltage as 𝑉𝑚𝑎𝑥 = 1200 +




















(𝑡 − 1) ∙
𝜕𝐽𝑃
𝜕𝑣𝑖
(𝑡) > 𝑆 then 
        ∆𝑖(𝑡) = min(∆𝑖(𝑡 − 1) × 𝜂
+, ∆𝑚𝑎𝑥) 




else if  
𝜕𝐽𝑃
𝜕𝑣𝑖
(𝑡 − 1) ∙
𝜕𝐽𝑃
𝜕𝑣𝑖
(𝑡) < −𝑆 then 
        ∆𝑖(𝑡) = max(∆𝑖(𝑡 − 1) × 𝜂
−, ∆𝑚𝑖𝑛) 
        ∆𝑣𝑖(𝑡) = −∆𝑣𝑖(𝑡 − 1) 
        
𝜕𝐽𝑃
𝜕𝑣𝑖
(𝑡) = 0 
else 
        ∆𝑣𝑖(𝑡) = −𝑠𝑖𝑔𝑛(
𝜕𝐽𝑃
𝜕𝑣𝑖
(𝑡)) ×∆𝑖(𝑡 − 1) 
End 
𝑣𝑡𝑒𝑚𝑝 = 𝑣𝑖(𝑡) + ∆𝑣𝑖(𝑡) 
if ∆𝑣𝑖(𝑡) > 0 && 𝑣𝑡𝑒𝑚𝑝 > 𝑉𝑚𝑎𝑥 then 
        ∆𝑣𝑖(𝑡) = max (0, 𝑉𝑚𝑎𝑥 − 𝑣𝑖(𝑡)) 
        𝑣𝑡𝑒𝑚𝑝 = 𝑉𝑚𝑎𝑥 
        
𝜕𝐽𝑃
𝜕𝑣𝑖
(𝑡) = 0 
else if  ∆𝑣𝑖(𝑡) < 0 && 𝑣𝑡𝑒𝑚𝑝 < 𝑉𝑚𝑖𝑛 then 
        ∆𝑣𝑖(𝑡) = min(0, 𝑉𝑚𝑖𝑛 − 𝑣𝑖(𝑡)) 
        𝑣𝑡𝑒𝑚𝑝 = 𝑉𝑚𝑖𝑛 
        
𝜕𝐽𝑃
𝜕𝑣𝑖
(𝑡) = 0 
End 
𝑣𝑖(𝑡 + 1) = 𝑣𝑡𝑒𝑚𝑝 
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4.3 Power and Voltage Regulation Verification 
The parameters of the QAB converter are shown in Table 4. Different cases are examined 
here such as a step load change on the LV side, and a change in the state of power on the MV side 
as shown in Table 5. Note: a resistive-inductive load is connected at the output side of QAB. The 
proposed control scheme maintains the LV bus at 700 V and regulates the MV bus to its nominal 
value as shown in Fig. 19.   
The QAB converter is initiated to serve 8.7x104W. Then, a load step change is initiated at 
0.03 seconds to 13.6x104W. The transition at 0.06 and 0.085 seconds is performed by changing 
the injected power at ports b and c to simulate the change in the power states at the MV side of the 
converter. Port d responds to this change accordingly to perform the power regulation as shown in 
Fig. 20. The system regulation to the reference can be seen in Fig 21. The transition processes are 
achieved smoothly, which validates the effectiveness of the proposed control scheme. As these 
system alterations occur, the duty cycle 𝐷1 is updated accordingly resulting in duty cycle updates 










Table 4 Parameters of the Simulation Model 
Symbol Parameters Value 
𝑉𝑀 DC input voltage 1120 V 
𝑉𝐿 Output voltage 700 V 
𝑛 T.F turns ratio 1.2 
𝐿𝑏,𝑐,𝑑 MV Inductors 12.7 𝜇𝐻 
𝐿𝑎 LV Inductor 7.5 𝜇𝐻 




Table 5 Power Alterations at Each MV Port 
Time (s) 𝑃𝑎 (W) 𝑃𝑏𝑟𝑒𝑓  (W) 𝑃𝑐𝑟𝑒𝑓 (W) 𝑃𝑑𝑟𝑒𝑓 (W) 
0.00 - 0.03 8.7x104 𝑃𝑏 + 𝑃𝑐 + 𝑃𝑑 = 𝑃𝑎 
0.03 - 0.06 13.6x104 9x104 7x104 −2.4x104 
0.06 - 0.085 13.6x104 9x104 5x104 −0.4x104 





















For verification purposes, the voltage (𝑉𝑎, 𝑉𝑏 , and 𝑉𝑥) and current waveforms (𝑖𝐿𝑎, 𝑖𝐿𝑏, 𝑖𝐿𝑐, 
and 𝑖𝐿𝑑) in the unbalance condition are shown in Fig.23. The current 𝑖𝐿𝑏, 𝑖𝐿𝑐 and 𝑖𝐿𝑑 have an offset 
due ∆𝐷2𝑏, ∆𝐷2𝑐, and ∆𝐷2𝑑 ,respectively. Lastly, the QAB converter maintains ZCS at the LV side. 
 
 
Figure 23 Voltages and currents using TCM 
4.4 Conclusion 
The power and voltage regulation for the SST based QAB has been performed on the MV 
side using the ALQR and NMPC techniques. Two operations were simulated, it has been shown 
that the power flow regulation in the converter can be achieved which validates the effectiveness 
of the proposed control scheme. 
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5.0 Power and Voltage Regulation of Quad Active Bridge DC-DC Converter Considering 
Stability 
The SST has received substantial attention because of its potential in helping to achieve 
more intelligent grid systems. The SST is a combination of power electronic (PE) converters and 
a high-frequency transformer (HFT) as shown in Fig.24.  
 
 
Figure 24 SST based QAB module 
 
The voltage regulation routines must be investigated to target the voltage unbalances in 
order to maintain constant output voltage at the LV side of the QAB module, labeled a in Fig 24. 
A challenge identified and solved in this work is balancing the power at each of the ports on the 
MV side of the QAB module, labeled b, c, and d in Fig. 24. 
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Power and voltage regulation of a SST based QAB was performed in [45]. The LQR 
technique was implemented into two control loops, a power balance loop and a power distribution 
loop. The objective of these two loops is to balance the power and voltage at the MV side 
respectively. Despite the effort reported, nonlinearity and uncertainty are still a challenge in MAB 
such as QAB [19]. LQR is designed for linear systems, which has a limited operation range, it is 
often inadequate to describe a nonlinear multivariable plant. So, other combined techniques have 
been investigated to mitigate the phenomena mentioned earlier [51].  
The ALQR and NMPC techniques were implemented into the power balance loop and 
power distribution loop, respectively [51]. The adaptive method was introduced to track the 
nonlinear change of the converter due to the duty cycle 𝐷2 and the voltage at the MV side to 
balance the power at the MV side. The power distribution control loop is implemented using 
NMPC through a second dc/dc converter at the MV side. The NMPC is an optimization-based 
method for the feedback control. An important advantage of the NMPC is its ability to cope with 
hard constraints on controls and states [47][48].  
Although regulation purpose was maintained in [51], stability is still a challenging point in 
the NMPC design. The objective of this chapter is to develop a control strategy to improve the 
regulation of the SST based QAB considering a practical NMPC scheme that guarantees 
asymptotic stability. The ALQR control and NMPC are implemented together for the DC-DC stage 
of the SST. This section presents the stability based suboptimal fixed horizon versions of NMPC 
for discrete-time systems. 
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5.1 Background of Model Predictive Control 
The idea of the NMPC is that we optimize the predicted future behavior of the system by 
minimizing a cost function over a finite time horizon using a model of the system. Then, use the 
optimal solution as a feedback control signal for the next sampling interval until new 
measurements of the states are available [47][48]. 
NMPC has been receiving more attention in the last decade. This interest is motivated by 
the performance specifications. In addition, more constraints need to be satisfied such as 
environmental and safety considerations. These requirements can only be met when process 
nonlinearities and constraints are considered in the controller design. The NMPC is an extension 
of well-established linear model predictive control (MPC) to the nonlinear system. The industrial 
applications of NMPC are growing rapidly. However, none of the NMPC algorithms provided by 
vendors include stability constraints. Mostly, they rely upon setting the prediction horizon long 
enough to approximate an infinite horizon. Future developments in NMPC will hopefully 
contribute to making the gap between academia and industry even smaller [52]. 
Stability has been one of the critical issues in MPC, ever since linear MPC was criticized 
for its loss of stability [53]. This problem has been solved for MPC using infinite horizon predictive 
control and terminal constraints [36]. Stability has been intensively investigated, resulting in 
different strategies to impose stability: a locally stabilizing terminal feedback controller, a terminal 
constraint, and a terminal cost. 
With regards to NMPC, the first stability result was given by Mayne and Michalska [54]. 
They show that NMPC can stabilize plants when a terminal equality constraint is embedded in the 
optimization problem. However, solving the NMPC optimization problem with equality 
constraints is highly computationally intensive, and is difficult to perform within a finite 
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computational time and early termination of the optimization could lead to stability problems. In 
addition, the feasible region is very small, and a global solution of an objective cannot usually be 
guaranteed. To avoid this, inequality constraints were used instead of equality constraints which 
allow the terminal state to be a region rather than a point in the state space [55]. In view of the 
difficulty of guaranteeing the global solution, Scokaert et al. [56] has relaxed this condition for 
discrete-time systems. In addition, it presents a practical implementation of NMPC, discrete-time 
systems, using a suboptimal solution. It shows that feasibility rather than optimality suffices for 
stability. Another interesting paper that establishes nominal robustness of suboptimal MPC is 
found in [57]. 
The purpose of this chapter is to establish stability of suboptimal fixed horizon versions of 
NMPC for discrete-time systems. To guarantee stability, a dual mode control is proposed where 
the control is employed outside the terminal region. When the state arrives on the boundary of the 
terminal region, a linear state feedback controller is employed to drive the state to an equilibrium.  
5.2 System Description and Mathematical Model  
5.2.1 Converter Modeling 
The QAB designs have four active bridges, each of them is denoted by a, b, c, and d as 
presented in Fig. 24. The voltage at the medium voltage (MV) side and the low voltage (LV) side 
is represented as 𝑉𝑀 and 𝑉𝐿, respectively. Bridge a is connected to the LV side, whereas bridges 
b, c, and d are connected to the MV side. The duty cycle for bridge a is given by 𝐷1 while the duty 
cycles for the MV bridges are given by 𝐷𝑖, where i reflects the ports b, c, and d. The voltages at 
 60 
the MV voltage side will be presented as 𝑣𝑖.The triangular current modulation (TCM) is used to 
modulate the QAB in the SST as shown in Fig. 25. Note that Fig.25 shows the balance operation. 
 
 
Figure 25 Modulation of the QAB 
 
The operational principle of the TCM is described in [3]. As a result, the relation between 
𝐷1 and 𝐷2 is presented in (5.1). The inductance value, L, can be calculated with (5.2).  In this study, 
it is assumed that the QAB operates with unbalanced power flow through each of the SST ports, 
𝑃𝑏 ≠ 𝑃𝑐 ≠ 𝑃𝑑 , Fig. 26.  Thus, the duty cycle of each port of the MV side is defined by (5.3). The 










2 (𝑉𝑀 − 𝑛𝑉𝐿)
4 𝑃 𝑓𝑠 𝑉𝑀
 
(5.2) 









𝑃𝑖 = 𝑉𝑖 . 𝐼𝑖 
 
5.2.2 The Mathematical Model and Error Modeling  
In this section, the mathematical model of the power at the MV side is evaluated, and the 
modeling error, unknown noise term, is estimated.  
The unbalance power operation is presented in Fig. 26. As presented in Fig.25 and 26, the 
currents are increased in the first half cycle, 𝐷2𝑇𝑠, then decreased. The mean value of the power 
(𝑃𝑏1, 𝑃𝑐1 and 𝑃𝑑1) in one cycle, which considers only the first half period, is derived analytically 








𝑣𝑏(3𝑣𝑏 − 𝑣𝑐 − 𝑣𝑑 − 𝑛𝑣𝐿)𝐷𝑏
2
8𝐿𝑓
+ 𝑖0𝑏1 ∙ 𝐷𝑏 ∙ 𝑣𝑏 
(5.4a) 
𝑃𝑐1 =










2 − 2(𝑣𝑏𝐷𝑏 + 𝑣𝑐𝐷𝑐)𝐷2𝑑]
8𝐿𝑓

































Meanwhile, in order to estimate the initial current in the next half cycle, the current change 
in the first half cycle, ∆𝑖𝑖, has to be calculated (5.6), see Fig. 26. Assuming that the voltage and 














(3𝑣𝑑𝐷𝑑 − 𝑣𝑏𝐷𝑏 − 𝑣𝑐𝐷𝑐 − 𝑛𝑣𝐿𝐷1) 
(5.6c) 
𝑖0̂𝑏2 = 𝑖̂0𝑏1 + ∆𝑖𝑏 = 𝑖𝑏0 +
1
4𝐿𝑓
(3𝑣𝑏𝐷𝑏 − 𝑣𝑐𝐷𝑐 − 𝑣𝑑𝐷𝑑 − 𝑛𝑣𝐿𝐷1) 
(5.7a) 
𝑖̂0𝑐2 = 𝑖0̂𝑐1 + ∆𝑖𝑐 = 𝑖𝑐0 +
1
4𝐿𝑓
(3𝑣𝑐𝐷𝑐 − 𝑣𝑏𝐷𝑏 − 𝑣𝑑𝐷𝑑 − 𝑛𝑣𝐿𝐷1) 
(5.7b) 
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𝑖̂0𝑑2 = 𝑖0̂𝑑1 + ∆𝑖𝑑 = 𝑖𝑑0 +
1
4𝐿𝑓
(3𝑣𝑑𝐷𝑑 − 𝑣𝑏𝐷𝑏 − 𝑣𝑐𝐷𝑐 − 𝑛𝑣𝐿𝐷1) 
(5.7c) 
 
The mean value of the power, 𝑃𝑏2, 𝑃𝑐2 and 𝑃𝑑2, in one cycle, (5.8) which considers only 
the second half cycle, is derived similarly to (5.4); considering that the output voltages at the MV 
side are inverted. 
𝑃𝑏2 =
𝑣𝑏(3𝑣𝑏 − 𝑣𝑐 − 𝑣𝑑 − 𝑛𝑣𝐿)𝐷𝑏
2
8𝐿𝑓
− 𝑖0𝑏2 ∙ 𝐷𝑏 ∙ 𝑣𝑏 
(5.8a) 
𝑃𝑐2 =










2 − 2(𝑣𝑏𝐷𝑏 + 𝑣𝑐𝐷𝑐)𝐷𝑑]
8𝐿𝑓
− 𝑖0𝑐2 ∙ 𝐷𝑑 ∙ 𝑣𝑑 
(5.8c) 
 
If equations (5.4) and (5.8) are used directly in the power distribution control, the model 
will be switched every cycle according to 𝐷2. Therefore, an approximation model is introduced to 
obtain a model that is suitable for the control design (5.9), where, j and i represent b, c and d. This 
approximation model should come along with an error as shown in (5.10). Note that 𝑃𝑖𝑟1 and 𝑃𝑖𝑟2 
are the values obtained by calculation (5.9), whereas 𝑃𝑖1 and 𝑃𝑖2 are measured values, and 𝑑𝑖1 and 
𝑑𝑖2 are modeling errors. 
𝑃𝑗𝑟1 =
𝑣𝑠𝑗(3𝑣𝑗 − ∑ 𝑣𝑖𝑖≠𝑗 − 𝑛𝑣𝐿)𝐷𝑗
2
8𝐿𝑓
+ 𝑖0𝑗1 ∙ 𝐷𝑗 ∙ 𝑣𝑗 
(5.9a) 
𝑃𝑗𝑟2 =
𝑣𝑠𝑗(3𝑣𝑗 − ∑ 𝑣𝑖𝑖≠𝑗 − 𝑛𝑣𝐿)𝐷𝑗
2
8𝐿𝑓
− 𝑖0𝑗2 ∙ 𝐷𝑗 ∙ 𝑣𝑗 
(5.9b) 
𝑃𝑖1 = 𝑃𝑖𝑟1 + 𝑑𝑖1 (5.10a) 
𝑃𝑖2 = 𝑃𝑖𝑟2 + 𝑑𝑖2 (5.10b) 
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The modeling errors, noise terms, from Eq. (5.10) can be one of the values expressed in 
(5.11) depending on the duty cycle value. This error is constant when the voltage and duty cycle 





(𝑖0𝑏1 − 𝑖0̂𝑏1) ∙ 𝐷𝑏 ∙ 𝑣𝑏  
(𝑖0𝑐1 − 𝑖0̂𝑐1) ∙ 𝐷𝑐 ∙ 𝑣𝑐 +




(𝑖0𝑑1 − 𝑖0̂𝑑1) ∙ 𝐷𝑑 ∙ 𝑣𝑑 +




   
 
𝑑𝑖2 = 
(𝑖0̂𝑏2 − 𝑖0𝑏2) ∙ 𝐷𝑏 ∙ 𝑣𝑏  
(𝑖̂0𝑐2 − 𝑖0𝑐2) ∙ 𝐷𝑐 ∙ 𝑣𝑐 +




(𝑖̂0𝑑2 − 𝑖0𝑑2) ∙ 𝐷𝑑 ∙ 𝑣𝑑 +





While considering the noise measurement, the estimated values of 𝑑𝑖1 and 𝑑𝑖2 can be used 
for future predictive control at k time using the following first order filter (5.12). Note, 𝑓1 is the 
coefficient parameter of discrete filter (
1−𝑓1
1−𝑓1𝑧−1
), and  0 < 𝑓1 < 1. In our case 𝑓1 was set to 0.5. 
?̂?𝑖1(𝑘) = 𝑓1?̂?𝑖1(𝑘 − 1) + (1 − 𝑓1)𝑑𝑖1(𝑘) (5.12a) 
?̂?𝑖2(𝑘) = 𝑓1?̂?𝑖2(𝑘 − 1) + (1 − 𝑓1)𝑑𝑖2(𝑘) (5.12b) 
 
Assuming the modeling error does not change over each control step, the predictive control 
implements the following model to realize the power distribution control as will be presented later, 
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section 5.4. This Consider the effect of the output voltage control, 𝐷1, and the power balance 
control, 𝐷𝑏  and 𝐷𝑐 , on the power distribution control according to equation (5.9). Note that, in the 
power balance control loop, the duty rates are used as control signals, whereas the MV set voltage 
is only used as a control signal in the power distribution control. 
?̂?𝑏1 =
𝑣𝑏(3𝑣𝑏 − 𝑣𝑐 − 𝑣𝑑 − 𝑛𝑣𝐿)𝐷𝑏
2
8𝐿𝑓
+ 𝐼𝑏1 ∙ 𝐷𝑏 ∙ 𝑣𝑏 + ?̂?𝑏1 
(5.13a) 
?̂?𝑐1 =
𝑣𝑐(3𝑣𝑐 − 𝑣𝑏 − 𝑣𝑑 − 𝑛𝑣𝐿)𝐷𝑐
2
8𝐿𝑓
+ 𝐼𝑐1 ∙ 𝐷𝑐 ∙ 𝑣𝑐 + ?̂?𝑐1 
(5.13b) 
?̂?𝑑1 =
𝑣𝑑(3𝑣𝑑 − 𝑣𝑏 − 𝑣𝑐 − 𝑛𝑣𝐿)𝐷𝑑
2
8𝐿𝑓
+ 𝐼𝑑1 ∙ 𝐷𝑑 ∙ 𝑣𝑑 + ?̂?𝑑1 
(5.13c) 
?̂?𝑏2 =
𝑣𝑏(3𝑣𝑏 − 𝑣𝑐 − 𝑣𝑑 − 𝑛𝑣𝐿)𝐷𝑏
2
8𝐿𝑓
− 𝐼𝑏2 ∙ 𝐷𝑏 ∙ 𝑣𝑏 + ?̂?𝑏2 
(5.13d) 
?̂?𝑐2 =
𝑣𝑐(3𝑣𝑐 − 𝑣𝑏 − 𝑣𝑑 − 𝑛𝑣𝐿)𝐷𝑐
2
8𝐿𝑓
− 𝐼𝑐2 ∙ 𝐷𝑐 ∙ 𝑣𝑐 + ?̂?𝑐2 
(5.13e) 
?̂?𝑑2 =
𝑣𝑑(3𝑣𝑑 − 𝑣𝑏 − 𝑣𝑐 − 𝑛𝑣𝐿)𝐷𝑑
2
8𝐿𝑓
− 𝐼𝑑2 ∙ 𝐷𝑑 ∙ 𝑣𝑑 + ?̂?𝑑2 
(5.13f) 
5.3 Controller Design for Regulating QAB Port Power and Dc Output Voltage 
Three control loops are implemented in this work for regulating the power and voltage at 
the MV side of the QAB, Fig. 27. First, a feedback voltage regulator is used to maintain the output 
voltage at the LV side. Second, ALQR is implemented to balance the unequal processed power at 
the MV side. The third control loop, related to the inner DC-DC converter, is used to regulate the 
voltage given to the MV side of the QAB. 
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5.3.1 Proposed Output Voltage Control 
A feedback voltage regulator 𝐺𝑣(𝑠) is designed to maintain a constant voltage level at the 
LV side. The voltage regulator 𝐺𝑣(𝑠) operates by comparing the actual output voltage, 𝑉𝐿, to the 
voltage reference set-value, 𝑉ref. To maintain the output voltage, the transfer function, (5.14a) 
between the output voltage and duty cycle were obtained.  Coefficients a and b for transfer 
function, 𝐺𝑣(𝑠), have been analytically developed in [45]. First, the averaged, state-space 
relationships were obtained for the time period between 0 < 𝑡 <
1
2
𝑇𝑠. Then, we applied a small 
signal approximation to linearize. Note that 𝑇𝑠 is the switching time, 𝜏 is the control delay, and 𝐶𝑎 


























In order to consider the effect of the output voltage control loop, in the predictive control 
that will be explained later, it is assumed that the current change on the LV-side, ∆𝐼𝐿, is fully 
compensated by 𝐶𝑎 in one PWM cycle, 𝑇𝑠. It is assumed that the current, 𝐼𝐿, is started at the 
beginning of 𝑇𝑠, and then linearly decrease to zero at the end of the PWM period, 𝑇𝑠. The capacitor 
voltage, the voltage at the LV-side, is expressed by 𝑣𝐿0, and the power delivered to the LV side is 
expressed by 𝑃𝑎. The current change, ∆𝐼𝐿, in the PWM period can be expressed as (5.15). 
Considering the relationship between voltage and current in the capacitor, equation (5.16) can be 
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written where 𝑣𝐿 is the final voltage value in one PWM period (5.17). When the voltage at the LV 
side is changed from 𝑣𝐿0 to 𝑣𝐿, 𝐷1 is also changed using the voltage controller (5.18). Where, 𝐾𝑝𝑣 
and 𝐾𝑖𝑣 are the PI controller parameters, and 𝑣𝐿𝑟𝑒𝑓 is the voltage reference at the LV side. 
Equations (5.15) - (5.18) can be used to calculate the changes of 𝐷1, 𝑣𝐿 and then 𝐷2. 














𝐷1(𝑘 + 1) = 𝐷1(𝑘) + 𝐾𝑝𝑣(𝑣𝐿0 − 𝑣𝐿) + 𝐾𝑖𝑣(𝑣𝐿𝑟𝑒𝑓 − 𝑣𝐿) ∙ 𝑇𝑠 (5.18) 
 
5.3.2 Proposed Power Balance Control 
In the unbalanced condition, 𝑃𝑏1 + 𝑃𝑐1 + 𝑃𝑑1 = 𝑃𝑎1 must hold. A change in any of the duty 
cycles in the QAB will alter peak currents and, hence, port power. The discrete state space model 
of the balanced plant, (5.19), which focuses only on bridge b and c, can be constructed as explained 
in [15]. Here, it is assumed that A is not changed, but matrix B, (5.20), will alter according to the 
disturbances in the voltages and duty cycles on the MV side. The plant is a nonlinear abnormal 
system. Therefore, the ALQR controller is implemented to achieve the power balance control goal 




] = A [
𝑃𝑏1(𝑛)
𝑃𝑐1(𝑛)







𝐷𝑏      0





























Figure 27 Control Structure for the SST based QAB 
 
Assuming that we can measure the state 𝑥(𝑛) = [𝑃𝑏1(𝑛) 𝑃𝑐1(𝑛)]
𝑇 of the model expressed 
in (5.19), we can build a balanced control system with a high tracking performance by the 







𝑇 as the setpoints of 
𝑃𝑏1 and 𝑃𝑐1 at the current time, the control signal is defined as 𝑢(𝑛)  =[
∆𝐷2𝑏
∆𝐷2𝑐
], and error is 𝑒(𝑛) =
𝑟(𝑛) − 𝑥(𝑛).  
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The state feedback matrix, 𝐾𝑝0, can be found by designing the control system as a result of 
the minimization of quadratic cost function, Fig. 28. The ALQR control is implemented which 
copes with the change of 𝐷2 as presented in detail in the previous work [51], (5.21). The 
relationship between duty cycles in the neighboring PWM periods can be expressed as in (5.22). 
Using the nominal set-point, (5.1), based upon parameters in Table 6; 𝐷2o = 0.35 [11], and  
𝐷2o
𝐷𝑑(𝑘)
𝐾𝑝0 is a coefficient matrix.  
 
 


















𝑃𝑏1(𝑘) + 𝑃𝑐1(𝑘) + 𝑃𝑑1(𝑘)
3
− 𝑃𝑏1(𝑘)












5.3.3 Proposed Power Distribution Control 
The power distribution control is implemented using the NMPC control with the duty cycle 
changes and power at the MV-side as a state which consider various constraints such as the power 
balance loop and voltage control loop. However, it is very difficult to realize a real time stabilizing 
control based on a global and accurate solution considering these various limitations. Therefore, 
we turned to the suboptimal NMPC control method that guarantees a certain level of control 
performance and stability within a limited period of time [18]. It is important to properly determine 
the control period here. 
Referring to the dashed red region in Fig. 27 and using the predicted and locally measured 
parameters, the offset signals, 𝑣𝑖, are acquired. This signal along with the voltage set point at no 
load, 𝑉0, are used to obtain the voltage reference, 𝑉𝑖𝑟𝑒𝑓. The current reference, 𝐼𝑖𝑟𝑒𝑓 , is generated 
by regulating the difference between, 𝑉𝑖𝑟𝑒𝑓, and the output voltage, 𝑉𝑖. Then, the duty cycle for the 
inner DC-DC converter is obtained to balance the voltage. 
5.4 Principle of Operation in NMPC Controller for Power Distribution Control 
The goal of the NMPC is to regulate the state of the system to the origin while satisfying 
control and state constraints of the form for all k (5.23). At each state-time pair (x, k), the Dual-
mode fixed- horizon NMPC minimizes the objective function (5.24) considering the control and 
state constraints, (5.23), and the inequality stability constraint, (5.25). Where, 𝑊 is a compact 
subset of 𝕏, contains an open neighborhood of the origin. Eq. (5.26) represent the state equation. 
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𝑢𝑘 ∈ 𝕌 
𝑥𝑘 ∈ 𝕏 
(5.23) 





𝑥𝑘+𝑁 ∈ 𝑊 (5.25) 
𝑥𝑗+1 = 𝑓(𝑥𝑗 , 𝑣𝑗), 𝑥𝑘 = 𝑥 (5.26) 
 
The voltage variation at the MV side, through the control signal of power distribution 
control 𝑣𝑗, could have a significant impact on the stability of the overall system. Therefore, it is 
definite to realize the control signal, 𝑣𝑗, once every five PWM periods, (5.27). Thus, the control 
period of the power distribution control, 𝑇𝑐, is set to 5 times the PWM period, 𝑇𝑠, where, 𝜋 =
(𝑣𝑘 , … , 𝑣𝑁−1) is the decision variable. In order to reduce the amount of computation time, the state 
change step for prediction was set as one PWM cycle, 𝑇𝑠, whereas the prediction time was set as 
the control period, 𝑇𝑐 [56]. 
𝑣𝑘−5 𝑣𝑘, 𝑣𝑘+1(= 𝑣𝑘), 𝑣𝑘+2(= 𝑣𝑘), 𝑣𝑘+3(= 𝑣𝑘), 𝑣𝑘+4(= 𝑣𝑘), 𝑣𝑘+5, … 
𝑣𝑘+6(= 𝑣𝑘+5), 𝑣𝑘+7(= 𝑣𝑘+5), 𝑣𝑘+8(= 𝑣𝑘+5), 𝑣𝑘+9(= 𝑣𝑘+5), 𝑣𝑘+10 … 
(5.27) 
So, 𝑣𝑘 = 𝑣𝑘+1 = 𝑣𝑘+2 = 𝑣𝑘+3 = 𝑣𝑘+4, 
  𝜋 = (𝑣𝑘 , 𝑣𝑘 , 𝑣𝑘 , 𝑣𝑘 , 𝑣𝑘) 
 
 
The suboptimal version of fixed-horizon dual-mode NMPC requires a locally control law 
𝑢 = ℎ(𝑥𝑘) such that  ℎ: 𝑊 → 𝕌, Where, 𝑊 is a compact subset of 𝕏, contains an open 
neighborhood of the origin. The suboptimal version of dual mode NMPC is defined by Algorithm 












Table 6 Suboptimal verison of Dual mode NMPC 
Algorithm 2 
Step 1: Set 𝑣0(= [1130;1130;1130]) at 𝑘 = 0 and let 𝜋0 = {𝑣0|0 = 𝑣0, 𝑣1|0 =
𝑣0,⋯ , 𝑣4|0 = 𝑣0}, and compute the corresponding state sequence {𝑥0, 𝑥1|0,⋯ , 𝑥5|0} satisfying 
the state constraints and Eq. (5.21). Let 𝑙 = 0.  
Step 2: For the state 𝑥𝑘 at 𝑘 = 5 ∙ 𝑙, get 𝑣𝑘|𝑘 = ℎ(𝑥𝑘) = 𝐾𝑘 ∙ 𝑥𝑘, the solution of finite 
time LQ control problem in fixed horizon (𝑁𝑙 = 5 × 4) for. (5.24) and (5.26), and then 
determine 𝑥𝑘+5|𝑘.  If 𝑥𝑘+5|𝑘 is in the state constraint and ∑ 𝐿(𝑥𝑗 , 𝑣𝑘|𝑘) < 𝑜𝑏𝑗0
𝑘+4
𝑗=𝑘 , let 𝑣𝑘 = 𝑣𝑘|𝑘 
and got to step 4. 
Step 3: Choose a control sequence 𝜋𝑘 that satisfies 𝜙(𝑥𝑘 , 𝜋𝑘) < 𝜙(𝑥𝑘−1, 𝜋𝑘−1), the state 
and control signal constraint using 𝜋 = {𝑣𝑘|𝑘 , 𝑣𝑘+1|𝑘(= 𝑣𝑘|𝑘),⋯ , 𝑣𝑘+4|𝑘(= 𝑣𝑘|𝑘)} as an initial 
guess, where 𝜋𝑘−1 = {𝑣𝑘−5|𝑘−5(=  𝑣𝑘−5), 𝑣𝑘−4|𝑘−5(= 𝑣𝑘−5),⋯ , 𝑣𝑘−1|𝑘−1(= 𝑣𝑘−5)}. 
and 𝜙(𝑥𝑘−1, 𝜋𝑘−1) is expressed as (5.28). 




The first term is expressed as 𝜙1(𝑘 − 5) which is related to the past state, and the second 
term is expressed as 𝜙2(𝑘) which is a predictable amount from the current state. Eq. (28) can 
be written as (29). The estimated value ?̂?1(𝑘 − 5) calculated at the previous control step is used 
instead of 𝜙1(𝑘 − 5). 
𝜙(𝑥𝑘−1, 𝜋𝑘−1) = 𝜙1(𝑘 − 5) + 𝜙2(𝑘) 
Step 4: Get the estimated value ?̂?1 to be used at next time, and then filter the control 
signal to be used at the next control period. Let 𝑙 = 𝑙 + 1 and go to Step 2. where 𝑙 denotes the 
current control period and increases by 1 after 5 PWM periods (one control period). 
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The suboptimal dual-mode NMPC law drives the system state to 𝑊 in finite time in the 
presence of model inaccuracies and disturbances, μ > 0. If the local control law 𝑣𝑘|𝑘 = ℎ(𝑥𝑘) is 
robust such as it maintains trajectories that originate in 𝑊 in 𝑊, then the stability guarantee for 
dual-mode NMPC holds in the presence of inaccuracies and disturbances provided a feasible 
solution (5.23), where (5.26) and (5.28) can be found. Neither the global nor local minimization 
of the objective is required. The design of the finite time LQ control, step 2, and the suboptimal 
solution, steps 3 and 4, will be described in the next subsections. To do so, the state space will be 
driven to find the state equation that could be used in the design stage, Appendix C. 
 
5.4.1 The Design of Finite Time LQ Control System 
The states 𝑥(𝑘) and control 𝑢(𝑘) are defined, (5.30a) and (5.30b), for the finite time LQ 
control considering the change in the control signal of the power balance control ∆𝐷𝑖. The state 
equation can be expressed by (5.30c). When 𝑥(𝑘) → 0, the purpose of power distribution control 









𝐷𝑏(𝑘) − 𝐷𝑏(𝑘 − 1)
𝐷𝑐(𝑘) − 𝐷𝑐(𝑘 − 1)
𝐷𝑑(𝑘) − 𝐷𝑑(𝑘 − 1)
𝑃𝑏(𝑘) − 𝑃𝑏𝑟𝑒𝑓
𝑃𝑐(𝑘) − 𝑃𝑐𝑟𝑒𝑓










𝑢(𝑘) = ∆𝑣𝑏𝑐𝑑(𝑘) (5.30b) 







𝐴𝑏𝑐𝑑        𝑂3×3
𝐶𝑃            𝐼3×3





Eq. (5.30c) is a nonlinear state space model since the matrices A and B of the state space 
model are related to the voltages, initial current and duty cycles at the MV side which change 
nonlinearly.  
Assuming that for some finite time, the voltages and duty cycles at the MV side are 
invariant and ∆𝐷𝑏𝑐𝑑 and ∆𝑣𝑏𝑐𝑑 are relatively small, Eq. (5.30c) can be seen as the state-space 
model of time-variant system whose parameters A and B do not change for some time. These state-
space model matrices of the system can be updated at every control period based on the measured 
data. Under these assumptions, let's express the state change in one control period with the 
following state space model, (5.31). 
𝑥(𝑙 + 1) = 𝐴𝐴𝑥(𝑙) + 𝐵𝐵𝑢(𝑙) (5.31) 
 
As mentioned, 𝑙 denotes the current control period and increases by 1 after 5 PWM periods 
(one control period). That is, 𝑥(𝑙) = 𝑥(𝑙 ∙ 𝑇𝑐) = 𝑥(𝑘 ∙ 𝑇𝑝𝑤𝑚) and 𝑥(𝑙 + 1) = 𝑥((𝑙 + 1) ∙ 𝑇𝑐) =
𝑥((𝑘 + 5) ∙ 𝑇𝑝𝑤𝑚) where 𝑘 = 5𝑙 and 𝑇𝑐 is control period and 𝑇𝑝𝑤𝑚 is PWM period. 
𝑥(𝑘 + 1) = 𝐴𝑥(𝑘) + 𝐵𝑢(𝑘) 
𝑥(𝑘 + 2) = 𝐴𝑥(𝑘 + 1) + 𝐵𝑢(𝑘) = 𝐴[𝐴𝑥(𝑘) + 𝐵𝑢(𝑘)] + 𝐵𝑢(𝑘)
= 𝐴2𝑥(𝑘) + 𝐴𝐵𝑢(𝑘) + 𝐵𝑢(𝑘) 
𝑥(𝑘 + 3) = 𝐴3𝑥(𝑘) + 𝐴2𝐵𝑢(𝑘) + 𝐴𝐵𝑢(𝑘) + 𝐵𝑢(𝑘) 
𝑥(𝑘 + 4) = 𝐴4𝑥(𝑘) + 𝐴3𝐵𝑢(𝑘) + 𝐴2𝐵𝑢(𝑘) + 𝐴𝐵𝑢(𝑘) + 𝐵𝑢(𝑘) 
𝑥(𝑘 + 5) = 𝐴5𝑥(𝑘) + [(𝐴4 + 𝐴3 + 𝐴2 + 𝐴)𝐵 + 𝐵]𝑢(𝑘) = 𝐴𝐴𝑥(𝑘) + 𝐵𝐵𝑢(𝑘) 
 76 
Therefore, 
𝐴𝐴 = 𝐴5 ,         𝐵𝐵 = (𝐴4 + 𝐴3 + 𝐴2 + 𝐴)𝐵 + 𝐵 
 
For the time-variant system, (5.31), we solve the finite time LQ control problem of step 2 
in the Algorithm 2. The finite time horizon for LQ control should be defined as the horizon in 
which the voltages, initial currents, and duty cycles change slightly. Here, we determine it as the 
size of four control periods. Therefore, the cost function of finite time LQ control at 𝑙th period is 
set as (5.32). The weight matrix, Q and R, are defined considering that the voltages and duty cycles 


















104    0    0    0    0    0
0     104   0     0    0    0
0      0   106    0    0    0
0      0     0    50    0    0
0      0     0     0    50    0 






,          𝑅 = [
103    0    0
0     103   0




𝑢(𝑙) = 𝐾𝑘𝑥(𝑙) (5.33) 
 
For (5.31) and (5.32), the state feedback matrix 𝐾𝑘 can be obtained at every 𝑙th period by 
the general finite time LQ control system design method. The control signal (candidate control 
variable for power distribution control) is determined by (5.33). 
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5.4.2 Suboptimal Control When Out of Equilibrium State 
Considering that the control period in finite time LQ control is five times of the 
computational period in sub-optimization, 𝑢(𝑙), the candidate control variable obtained above, is 
notated as 𝑢(𝑘) where 𝑘 = 5𝑙. Then, the initial value 𝑣𝑘
0 of MV side voltage for sub-optimization 
can be obtained (5.34). The objective function for sub-optimization (5.24), is specified as (5.35), 
taking into account the purpose in this paper and the cost function in finite time LQ control 
discussed above. Note that 𝐿(𝑥𝑗 , 𝑣𝑘), (5.35), cannot be specifically expressed as a function, but we 
can take it as the average value (5.36). Appendix C is used to calculate the values of (5.35) to 
reflect the effects of both output voltage control and MV power balance control. 
𝑣𝑘
0 = 𝑣𝑘−5 + 𝑢(𝑘) (5.34) 
𝜙(𝑥𝑘 , 𝜋𝑘) = 𝜙(𝑥𝑘 , 𝑣𝑘) =
[∑ 𝑥𝑇(𝑘)𝑄𝑥(𝑘)𝑘+4𝑗=𝑘 ]
5
+ (𝑣𝑘 − 𝑣𝑘−5)
𝑇𝑅(𝑣𝑘 − 𝑣𝑘−5)





𝐿(𝑥𝑗 , 𝑣𝑘) =
1
5
𝜙(𝑥𝑘 , 𝜋𝑘) 
where 𝑗 = 𝑘, 𝑘 + 1,⋯ , 𝑘 + 4. 
(5.36) 
5.5 Power and Voltage Regulation Verification 
The parameters of the QAB converter are shown in Table 7. Different cases are examined 
here such as a step load change on the LV side, and a change in the state of power on the MV side 
as shown in Table 8.  
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Note: a resistive-inductive load is connected at the output side of QAB. The proposed 
control scheme maintains the LV bus at 700 V and regulates the MV bus to its nominal value as 
shown in Fig. 30.   
The QAB converter is initiated to serve 8.7x104W. Then, a load step change is initiated at 
0.03 seconds to 13.6x104W. The transition at 0.06 and 0.085 seconds is performed by changing 
the injected power at ports b and c to simulate the change in the power states at the MV side of the 
converter. Port d responds to this change accordingly to perform the power regulation as shown in 
Fig. 31.  
 
Table 7 Parameters of the Simulation Model 
Symbol Parameters Value 
𝑉𝑀 DC input voltage 1120 V 
𝑉𝐿 Output voltage 700 V 
𝑛 T.F turns ratio 1.2 
𝐿𝑏,𝑐,𝑑 MV Inductors 12.7 𝜇𝐻 
𝐿𝑎 LV Inductor 7.5 𝜇𝐻 







Table 8 Power Alterations at Each MV Port 
Time (s) 𝑃𝑎 (W) 𝑃𝑏𝑟𝑒𝑓  (W) 𝑃𝑐𝑟𝑒𝑓 (W) 𝑃𝑑𝑟𝑒𝑓 (W) 
0.00 - 0.03 8.7x104 𝑃𝑏 + 𝑃𝑐 + 𝑃𝑑 = 𝑃𝑎 
0.03 - 0.06 13.6x104 9x104 7x104 −2.4x104 
0.06 - 0.085 13.6x104 9x104 5x104 −0.4x104 





Figure 30 Measured voltages on the MV and LV side 
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Figure 31 Power measurements throughout the QAB 
 
In all scenarios, the transition processes are achieved smoothly, which validates the 
effectiveness of the proposed control scheme. As the system variations occur, the duty cycle 𝐷1 is 
updated which results in duty cycle updates to 𝐷𝑏 , 𝐷𝑐  , and 𝐷𝑑 , according to (1) and (3), as shown 
in Fig. 32.  
 
 
Figure 32 Duty cycles at MV side and LV side 
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As we can see the system response is managed well on time and maintained the stability. 




Figure 33 Eigenvalue of the control system 
5.6 Conclusion 
The power and voltage regulation for the SST based QAB has been performed on the MV 
side using the ALQR and NMPC techniques. In this work, we consider optimization problem that 
arise with the practical implementation of NMPC discrete-time system and show that feasibility 
rather than optimality suffices for stability. We illustrate this result by establishing stability for 
suboptimal version of dual mode NMPC. The previous work used Resilient Backpropagation 
(RPROP), causes computational difficulties. This difficulty is avoided in the suboptimal NMPC 
strategies presented here.  
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6.0 Summary of Research 
This objective of this thesis is to propose control strategies for dc-dc conversion in order 
to regulate the power and voltage. Although this work is done with the specified values, the 
equations are kept flexible enough for applications at any value.  
In this chapter, a brief summary of this thesis is presented. The contributions in the area of 
the control of power electronics are also presented.  
The QAB converter has the same features of the DAB converter. Furthermore, the number 
of the HF transformer is reduced since more active bridges are connected to a single transformer. 
The TCM is used for converter modulation. This modulation has the advantage to operate with 
ZCS for a wide range of voltage, reducing the switching losses. A multi-terminal QAB converter 
was developed for the purpose of integration of multiple renewable energy sources.  
The QAB converters have some specific characteristics, which require new control 
schemes. The objective of this dissertation is to apply different control strategies to regulate the 
QAB converters for SST applications. Two control approaches have been followed to design the 
controls for the QAB which are SISO and MIMO:  
- A control technique that complements the SISO controller has been introduced through the 
PI controller. 
- A full-state-feedback MIMO controller as the LQR has been designed. In addition, the 




In the present thesis, three control strategies were developed for the QAB converter for the 
voltage and power regulation taking into account the cross-coupling characteristics of the QAB 
converters. The main results obtained in the thesis are summarized as follows:  
• Power and voltage regulation of the QAB has been performed. The linear–quadratic 
regulator (LQR) has been implemented into two control loops, a power balance loop and a 
power distribution loop. The objective of these two loops is to balance the power and 
voltage at the MV side respectively. 
• Despite the effort reported, nonlinearity and duty cycle uncertainty are still a challenge in 
power conversion applications. Thus, other combined techniques have been investigated 
to mitigate the phenomena mentioned earlier. This motivates the use of adaptive linear–
quadratic regulator (ALQR) and nonlinear model predictive control (NMPC) to track the 
nonlinear change of the QAB converter. The ALQR and NMPC techniques have been 
implemented into the power balance loop and power distribution loop respectively.  
• Although regulation is desired, converter stability is absolutely required and, still, a 
challenging task in the NMPC design. Thus, a NMPC control strategy is proposed to 
improve the regulation of the QAB and guarantees system stability. This part has presented 
the stability based suboptimal fixed horizon versions of NMPC for discrete-time systems. 
 
The dynamic performance of the designed QAB control loops based on the proposed SISO 
as well as the MIMO are verified through extensive simulation of the QAB.  
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Appendix A Supplementary materials used in Chapter 3 
Appendix A.1 Output voltage loop 





















tt=inv([Re Im/wc1;Im -Re/wc1])*[-1/sqrt(ta^2+1);-ta/sqrt(ta^2+1)]; 
Pv=tt(1) 
Iv=tt(2) 
Appendix A.2 Power balance loop 











 B=0.5*kk*[2/Vm -1/Vm ;-1/ Vm 2/Vm]; 
  
[Kpi,S,e] = dlqr(A,B,Q,R,N) 
  
e=eig(A-B*Kpi) 
Appendix A.3 Power distribution loop 








B=0.5*kb*[6*Vb-Vc-Vd-n*Vl -Vb -Vb;-Vc 6*Vc-Vb-Vd-n*Vl -Vc;-Vd -Vd 6*Vd-Vb-Vc-
n*Vl]; 







Appendix B Supplementary materials used in Chapter 4 
Appendix B.1 Power distribution loop (NMPC) 
The variables are defined as: 
function y  = NMPC_control(V,D, P2, Pr, L, f, n, D0, alp, delMax, delMin, 
etaP, etaM) 
persistent del0 delB0 delC0 delD0 dpdvB0 dpdvC0 dpdvD0 delVB0 delVC0 delVD0 
Vmax Vmin Vmax1 Vmin1 Imax s state0 q 
if isempty(delB0), 
    del0=(delMax+delMin)/2; 
    delB0=del0; 
    delC0=del0; 
    delD0=del0; 
    dpdvB0=0; 
    dpdvC0=0; 
    dpdvD0=0; 
    delVB0=0; 
    delVC0=0; 
    delVD0=0; 
    Vmax=1200; 
    Vmin=1010;  
    Vmax1=Vmax+delMin/2; 
    Vmin1=Vmin-delMin/2; 
    s=1e-6; 
    state0=0; 
   Imax=450; 









 Vbr0=Vb; Vcr0=Vc;Vdr0=Vd; 
state=0; 
 
The plant model can be classified into six categories, eq. (4.14). 
 
if Db<=Dc && Dc<=Dd, 
    Ds1=Db;Ds2=Dc;Ds3=Dd; 
     Vs1=Vb;Vs2=Vc;Vs3=Vd; 
    Ps1=Pob;Ps2=Poc;Ps3=Pod; 
    Pr1=Pbref2;Pr2=Pcref2;Pr3=Pdref2; 
    q1=q;q2=q;q3=1; 
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     state=1; 
elseif Db<=Dd && Dd<=Dc,  
    Ds1=Db;Ds2=Dd;Ds3=Dc; 
    Vs1=Vb;Vs2=Vd;Vs3=Vc; 
    Ps1=Pob;Ps2=Pod;Ps3=Poc; 
   Pr1=Pbref2;Pr2=Pdref2;Pr3=Pcref2; 
    q1=q;q2=1;q3=q; 
   state=2; 
elseif Dc<=Db && Db<=Dd, 
     Ds1=Dc;Ds2=Db;Ds3=Dd; 
    Vs1=Vc;Vs2=Vb;Vs3=Vd; 
    Ps1=Poc;Ps2=Pob;Ps3=Pod; 
    Pr1=Pcref2;Pr2=Pbref2;Pr3=Pdref2; 
     q1=q;q2=q;q3=1; 
     state=3; 
elseif Dc<=Dd && Dd<=Db, 
     Ds1=Dc;Ds2=Dd;Ds3=Db; 
     Vs1=Vc;Vs2=Vd;Vs3=Vb; 
    Ps1=Poc;Ps2=Pod;Ps3=Pob; 
    Pr1=Pcref2;Pr2=Pdref2;Pr3=Pbref2; 
     q1=q;q2=1;q3=q; 
      state=4; 
elseif Dd<=Db && Db<=Dc, 
     Ds1=Dd;Ds2=Db;Ds3=Dc; 
     Vs1=Vd;Vs2=Vb;Vs3=Vc; 
    Ps1=Pod;Ps2=Pob;Ps3=Poc; 
    Pr1=Pdref2;Pr2=Pbref2;Pr3=Pcref2; 
     q1=1;q2=q;q3=q; 
    state=5; 
else 
      Ds1=Dd;Ds2=Dc;Ds3=Db; 
     Vs1=Vd;Vs2=Vc;Vs3=Vb; 
    Ps1=Pod;Ps2=Poc;Ps3=Pob; 
    Pr1=Pdref2;Pr2=Pcref2;Pr3=Pbref2;  
     q1=1;q2=q;q3=q; 
    state=6; 
end 
% if  state0~=state, 
%         delB0=del0; 
%         delC0=del0; 
%         delD0=del0; 

















The RPROP algorithm is used to execute an algorithm that realizes the gradient descent of 
cost function value expressed by eq. (4-13). 
 
for R=1:5 
     Pv11=(6*Vs1-Vs2-Vs3-nVl)*Ds1^2/L8f+Is1*Ds1; 
     Pv21=Vs2*Ds1*(Ds1-2*Ds2)/L8f; 
     Pv31=Vs3*Ds1*(Ds1-2*Ds3)/L8f; 
     Pv12=-Vs1*Ds1^2/L8f; 
     Pv22=((6*Vs2-Vs3-nVl)*Ds2^2+Vs1*Ds1*(Ds1-2*Ds2))/L8f+Is2*Ds2; 
     Pv32=Vs3*Ds2*(Ds2-2*Ds3)/L8f; 
     Pv13=Pv12; 
     Pv23=-Vs2*Ds2^2/L8f; 
     Pv33=((6*Vs3-nVl)*Ds3^2-2*(Vs1*Ds1+Vs2*Ds2)*Ds3)/L8f-Pv12-Pv23+Is3*Ds3; 
      
      F=[Pv11 Pv21 Pv31;Pv12 Pv22 Pv32;Pv13 Pv23 Pv33]; 
       
     dpdv=inv(F*diag([q1;q2;q3])*F'+1e6*eye(3))*F*[q1*(Ps1-Pr1);q2*(Ps2-
Pr2);q3*(Ps3-Pr3)]; 
      
      dpdv1=dpdv(1); 
      dpdv2=dpdv(2); 
      dpdv3=dpdv(3);  
      
       if  abs(dpdv1)>1, 
         dpdv1=sign(dpdv1); 
     end 
      if  abs(dpdv2)>1, 
         dpdv2=sign(dpdv2); 
      end 
      if  abs(dpdv3)>1, 
         dpdv3=sign(dpdv3); 
     end 
  
  if state==1,%b,c,d 
    
    dpdvB=dpdv1; 
    dpdvC=dpdv2; 
    dpdvD=dpdv3; 
  
    if dpdvB0*dpdvB>s, 
        delB=min(delB0*etaP,delMax); 
        delVB=-(dpdvB)*delB; 
        delB0=delB;  
    elseif dpdvB0*dpdvB<-s 
        delB=max(delB0*etaM,delMin); 
        dpdvB=0; 
        delB0=delB; 
        delVB=-delVB0; 
       
    else, 
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        delVB=-(dpdvB)*delB0; 
    end 
   dpdvB0=dpdvB; 
   Vtemp=Vs1+delVB; 
    if  delVB>0 && Vtemp>Vmax1, 
       delVB=max(0,Vmax1-Vs1); 
        Vtemp=Vmax1; 
         dpdvB0=0; 
    elseif  delVB<0 && Vtemp<Vmin1, 
        delVB=min(0,Vmin1-Vs1); 
        Vtemp=Vmin1; 
         dpdvB0=0; 
    end 
   delVB0=delVB; 
   Vs1=Vtemp; 
    
   if dpdvC0*dpdvC>s, 
        delC=min(delC0*etaP,delMax); 
        delVC=-(dpdvC)*delC; 
        delC0=delC; 
  
    elseif dpdvC0*dpdvC<-s  
        delC=max(delC0*etaM,delMin); 
        dpdvC=0; 
        delC0=delC; 
        delVC=-delVC0; 
        
    else, 
        delVC=-(dpdvC)*delC0; 
  
    end 
   dpdvC0=dpdvC; 
     Vtemp=Vs2+delVC; 
    if  delVC>0 && Vtemp>Vmax1, 
       delVC=max(0,Vmax1-Vs2); 
        Vtemp=Vmax1; 
         dpdvC0=0; 
    elseif  delVC<0 && Vtemp<Vmin1, 
        delVC=min(0,Vmin1-Vs2); 
        Vtemp=Vmin1; 
        dpdvC0=0; 
    end 
   delVC0=delVC; 
   Vs2=Vtemp; 
    
    if dpdvD0*dpdvD>s, 
        delD=min(delD0*etaP,delMax); 
        delVD=-(dpdvD)*delD; 
  
        delD0=delD; 
    elseif dpdvD0*dpdvD<-s,  
        delD=max(delD0*etaM,delMin); 
  
        dpdvD=0; 
        delD0=delD; 
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         delVD=-delVD0; 
   
    else 
        delVD=-(dpdvD)*delD0; 
    end 
   dpdvD0=dpdvD; 
    Vtemp=Vs3+delVD; 
    if  delVD>0 && Vtemp>Vmax1, 
       delVD=max(0,Vmax1-Vs3); 
        Vtemp=Vmax1; 
        dpdvD0=0; 
    elseif  delVD<0 && Vtemp<Vmin1, 
        delVD=min(0,Vmin1-Vs3); 
        Vtemp=Vmin1; 
        dpdvD0=0; 
    end 
   delVD0=delVD; 
   Vs3=Vtemp; 
    
   Ps1=Is1*Vs1*Ds1+Vs1*((3*Vs1-Vs2-Vs3)*Ds1^2-nVl*Ds1^2)/L8f; 
   Ps2=Is2*Vs2*Ds2+Vs2*((3*Vs2-Vs3)*Ds2^2-nVl*Ds2^2+Vs1*Ds1^2-
2*Vs1*Ds1*Ds2)/L8f; 
   Ps3=Is3*Vs3*Ds3+Vs3*(3*Vs3*Ds3^2-nVl*Ds3^2+Vs1*Ds1^2+Vs2*Ds2^2-
2*(Vs1*Ds1+Vs2*Ds2)*Ds3)/L8f; 
      
%    Pr3=Psum-Ps1-Ps2; 
   Vbr=Vs1; Vcr=Vs2;Vdr=Vs3; 
elseif state==2,%b,d,c 
    dpdvB=dpdv1; 
    dpdvD=dpdv2;     
    dpdvC=dpdv3; 
     
    if dpdvB0*dpdvB>s, 
        delB=min(delB0*etaP,delMax); 
        delVB=-(dpdvB)*delB; 
  
        delB0=delB;  
  
    elseif dpdvB0*dpdvB<-s, 
        delB=max(delB0*etaM,delMin); 
  
        dpdvB=0; 
        delB0=delB;  
        delVB=-delVB0; 
        
     else, 
        delVB=-(dpdvB)*delB0; 
    end 
    dpdvB0=dpdvB; 
   Vtemp=Vs1+delVB; 
    if  delVB>0 && Vtemp>Vmax1, 
       delVB=max(0,Vmax1-Vs1); 
        Vtemp=Vmax1; 
        dpdvB0=0; 
    elseif  delVB<0 && Vtemp<Vmin1, 
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        delVB=min(0,Vmin1-Vs1); 
        Vtemp=Vmin1; 
        dpdvB0=0; 
    end 
   delVB0=delVB; 
   Vs1=Vtemp; 
    
    if dpdvC0*dpdvC>s, 
        delC=min(delC0*etaP,delMax); 
        delVC=-(dpdvC)*delC; 
  
        delC0=delC; 
   
    elseif dpdvC0*dpdvC<-s , 
        delC=max(delC0*etaM,delMin); 
        dpdvC=0; 
        delC0=delC; 
        delVC=-delVC0; 
        
    else, 
        delVC=-(dpdvC)*delC0; 
  
    end 
   dpdvC0=dpdvC; 
    Vtemp=Vs3+delVC; 
    if  delVC>0 && Vtemp>Vmax1, 
       delVC=max(0,Vmax1-Vs3); 
        Vtemp=Vmax1; 
        dpdvC0=0; 
    elseif  delVC<0 && Vtemp<Vmin1, 
        delVC=min(0,Vmin1-Vs3); 
        Vtemp=Vmin1; 
        dpdvC0=0; 
    end 
   delVC0=delVC; 
   Vs3=Vtemp; 
    
     if dpdvD0*dpdvD>s, 
        delD=min(delD0*etaP,delMax); 
        delVD=-(dpdvD)*delD; 
  
        delD0=delD; 
  
    elseif dpdvD0*dpdvD<-s, 
        delD=max(delD0*etaM,delMin); 
  
        dpdvD=0; 
        delD0=delD; 
        delVD=-delVD0; 
       
      else, 
        delVD=-(dpdvD)*delD0; 
  
    end 
   dpdvD0=dpdvD; 
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      Vtemp=Vs2+delVD; 
    if  delVD>0 && Vtemp>Vmax1, 
       delVD=max(0,Vmax1-Vs2); 
        Vtemp=Vmax1; 
        dpdvD0=0; 
    elseif  delVD<0 && Vtemp<Vmin1, 
        delVD=min(0,Vmin1-Vs2); 
        Vtemp=Vmin1; 
        dpdvD0=0; 
    end 
   delVD0=delVD; 
    Vs2=Vtemp;   
     
   Ps1=Is1*Vs1*Ds1+Vs1*((3*Vs1-Vs2-Vs3)*Ds1^2-nVl*Ds1^2)/L8f; 
   Ps3=Is3*Vs3*Ds3+Vs3*(3*Vs3*Ds3^2-nVl*Ds3^2+Vs1*Ds1^2+Vs2*Ds2^2-
2*(Vs1*Ds1+Vs2*Ds2)*Ds3)/L8f; 
   Ps2=Is2*Vs2*Ds2+Vs2*((3*Vs2-Vs3)*Ds2^2-nVl*Ds2^2+Vs1*Ds1^2-
2*Vs1*Ds1*Ds2)/L8f; 
  
%    Pr2=Psum-Ps1-Ps3;   
    Vbr=Vs1; Vcr=Vs3;Vdr=Vs2; 
elseif state==3,%c,b,d 
  
    dpdvC=dpdv1; 
    dpdvB=dpdv2; 
    dpdvD=dpdv3; 
     
      if dpdvB0*dpdvB>s, 
        delB=min(delB0*etaP,delMax); 
        delVB=-(dpdvB)*delB; 
  
        delB0=delB; 
      elseif dpdvB0*dpdvB<-s , 
        delB=max(delB0*etaM,delMin); 
  
        dpdvB=0; 
        delB0=delB;  
        delVB=-delVB0; 
        
     else, 
        delVB=-(dpdvB)*delB0; 
  
    end 
   dpdvB0=dpdvB;  
    Vtemp=Vs2+delVB; 
    if  delVB>0 && Vtemp>Vmax1, 
       delVB=max(0,Vmax1-Vs2); 
        Vtemp=Vmax1; 
        dpdvB0=0; 
    elseif  delVB<0 && Vtemp<Vmin1, 
        delVB=min(0,Vmin1-Vs2); 
        Vtemp=Vmin1; 
        dpdvB0=0; 
    end 
   delVB0=delVB; 
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   Vs2=Vtemp; 
    
     if dpdvC0*dpdvC>s, 
        delC=min(delC0*etaP,delMax); 
        delVC=-(dpdvC)*delC; 
  
        delC0=delC;  
  
    elseif dpdvC0*dpdvC<-s, 
        delC=max(delC0*etaM,delMin); 
  
        dpdvC=0; 
        delC0=delC; 
       delVC=-delVC0; 
    else, 
        delVC=-(dpdvC)*delC0; 
  
    end 
   dpdvC0=dpdvC; 
     Vtemp=Vs1+delVC; 
    if  delVC>0 && Vtemp>Vmax1, 
       delVC=max(0,Vmax1-Vs1); 
        Vtemp=Vmax1; 
        dpdvC0=0; 
    elseif  delVC<0 && Vtemp<Vmin1, 
        delVC=min(0,Vmin1-Vs1); 
        Vtemp=Vmin1; 
        dpdvC0=0; 
    end 
   delVC0=delVC; 
   Vs1=Vtemp; 
    
    if dpdvD0*dpdvD>s, 
        delD=min(delD0*etaP,delMax); 
        delVD=-(dpdvD)*delD; 
        delD0=delD;  
  
    elseif dpdvD0*dpdvD<-s, 
        delD=max(delD0*etaM,delMin); 
  
        dpdvD=0; 
        delD0=delD; 
        delVD=-delVD0; 
       
      else, 
        delVD=-(dpdvD)*delD0; 
  
    end 
   dpdvD0=dpdvD; 
       Vtemp=Vs3+delVD; 
    if  delVD>0 && Vtemp>Vmax1, 
       delVD=max(0,Vmax1-Vs3); 
        Vtemp=Vmax1; 
        dpdvD0=0; 
    elseif  delVD<0 && Vtemp<Vmin1, 
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        delVD=min(0,Vmin1-Vs3); 
        Vtemp=Vmin1; 
        dpdvD0=0; 
    end 
   delVD0=delVD; 
    Vs3=Vtemp;   
     
    
 
 
   Ps1=Is1*Vs1*Ds1+Vs1*((3*Vs1-Vs2-Vs3)*Ds1^2-nVl*Ds1^2)/L8f; 
   Ps2=Is2*Vs2*Ds2+Vs2*((3*Vs2-Vs3)*Ds2^2-nVl*Ds2^2+Vs1*Ds1^2-
2*Vs1*Ds1*Ds2)/L8f; 
   Ps3=Is3*Vs3*Ds3+Vs3*(3*Vs3*Ds3^2-nVl*Ds3^2+Vs1*Ds1^2+Vs2*Ds2^2-
2*(Vs1*Ds1+Vs2*Ds2)*Ds3)/L8f; 
  
%     Pr3=Psum-Ps1-Ps2;   
    Vcr=Vs1; Vbr=Vs2;Vdr=Vs3; 
elseif state==4,%c,d,b 
    
    dpdvC=dpdv1; 
    dpdvD=dpdv2; 
    dpdvB=dpdv3; 
     
    if dpdvB0*dpdvB>s, 
        delB=min(delB0*etaP,delMax); 
        delVB=-(dpdvB)*delB; 
  
        delB0=delB;  
  
    elseif dpdvB0*dpdvB<-s, 
        delB=max(delB0*etaM,delMin); 
  
        dpdvB=0; 
        delB0=delB;  
        delVB=-delVB0; 
      else, 
        delVB=-(dpdvB)*delB0; 
    end 
   dpdvB0=dpdvB;  
    Vtemp=Vs3+delVB; 
    if  delVB>0 && Vtemp>Vmax1, 
       delVB=max(0,Vmax1-Vs3); 
        Vtemp=Vmax1; 
        dpdvB0=0; 
    elseif  delVB<0 && Vtemp<Vmin1, 
        delVB=min(0,Vmin1-Vs3); 
        Vtemp=Vmin1; 
        dpdvB0=0; 
    end 
   delVB0=delVB; 
   Vs3=Vtemp; 
    
      if dpdvC0*dpdvC>s, 
        delC=min(delC0*etaP,delMax); 
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        delVC=-(dpdvC)*delC; 
  
        delC0=delC;  
  
    elseif dpdvC0*dpdvC<-s, 
        delC=max(delC0*etaM,delMin); 
  
        dpdvC=0; 
        delC0=delC; 
       delVC=-delVC0; 
     else, 
        delVC=-(dpdvC)*delC0; 
  
    end 
   dpdvC0=dpdvC; 
   Vtemp=Vs1+delVC; 
    if  delVC>0 && Vtemp>Vmax1, 
       delVC=max(0,Vmax1-Vs1); 
        Vtemp=Vmax1; 
        dpdvC0=0; 
    elseif  delVC<0 && Vtemp<Vmin1, 
        delVC=min(0,Vmin1-Vs1); 
        Vtemp=Vmin1; 
        dpdvC0=0; 
    end 
   delVC0=delVC; 
   Vs1=Vtemp; 
    
   if dpdvD0*dpdvD>s, 
        delD=min(delD0*etaP,delMax); 
        delVD=-(dpdvD)*delD; 
  
        delD0=delD;  
  
    elseif dpdvD0*dpdvD<-s, 
        delD=max(delD0*etaM,delMin); 
  
        dpdvD=0; 
        delD0=delD; 
        delVD=-delVD0; 
      else, 
        delVD=-(dpdvD)*delD0; 
  
    end 
   dpdvD0=dpdvD; 
    Vtemp=Vs2+delVD; 
    if  delVD>0 && Vtemp>Vmax1, 
       delVD=max(0,Vmax1-Vs2); 
        Vtemp=Vmax1; 
        dpdvD0=0; 
    elseif  delVD<0 && Vtemp<Vmin1, 
        delVD=min(0,Vmin1-Vs2); 
        Vtemp=Vmin1; 
        dpdvD0=0; 
    end 
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   delVD0=delVD; 
    Vs2=Vtemp; 
     
   Ps1=Is1*Vs1*Ds1+Vs1*((3*Vs1-Vs2-Vs3)*Ds1^2-nVl*Ds1^2)/L8f; 
   Ps3=Is3*Vs3*Ds3+Vs3*(3*Vs3*Ds3^2-nVl*Ds3^2+Vs1*Ds1^2+Vs2*Ds2^2-
2*(Vs1*Ds1+Vs2*Ds2)*Ds3)/L8f; 
   Ps2=Is2*Vs2*Ds2+Vs2*((3*Vs2-Vs3)*Ds2^2-nVl*Ds2^2+Vs1*Ds1^2-
2*Vs1*Ds1*Ds2)/L8f; 
  
%     Pr2=Psum-Ps1-Ps3; 
    Vcr=Vs1; Vbr=Vs3;Vdr=Vs2; 
  elseif state==5,%d,b,c 
       
        dpdvD=dpdv1; 
        dpdvB=dpdv2; 
        dpdvC=dpdv3; 
     
      if dpdvB0*dpdvB>s, 
            delB=min(delB0*etaP,delMax); 
            delVB=-(dpdvB)*delB; 
  
             delB0=delB; 
  
        elseif dpdvB0*dpdvB<-s, 
             delB=max(delB0*etaM,delMin); 
  
             dpdvB=0; 
            delB0=delB;  
            delVB=-delVB0; 
        else, 
            delVB=-(dpdvB)*delB0; 
  
        end 
        dpdvB0=dpdvB;  
          Vtemp=Vs2+delVB; 
        if  delVB>0 && Vtemp>Vmax1, 
           delVB=max(0,Vmax1-Vs2); 
           Vtemp=Vmax1; 
           dpdvB0=0; 
         elseif  delVB<0 && Vtemp<Vmin1, 
           delVB=min(0,Vmin1-Vs2); 
          Vtemp=Vmin1; 
          dpdvB0=0; 
        end 
         delVB0=delVB; 
          Vs2=Vtemp; 
    
        if dpdvC0*dpdvC>s, 
            delC=min(delC0*etaP,delMax); 
            delVC=-(dpdvC)*delC; 
  
            delC0=delC; 
  
        elseif dpdvC0*dpdvC<-s,  
            delC=max(delC0*etaM,delMin); 
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            dpdvC=0; 
            delC0=delC; 
           delVC=-delVC0; 
        else, 
            delVC=-(dpdvC)*delC0; 
  
        end 
        dpdvC0=dpdvC; 
         Vtemp=Vs3+delVC; 
        if  delVC>0 && Vtemp>Vmax1, 
           delVC=max(0,Vmax1-Vs3); 
           Vtemp=Vmax1; 
           dpdvC0=0; 
        elseif  delVC<0 && Vtemp<Vmin1, 
            delVC=min(0,Vmin1-Vs3); 
            Vtemp=Vmin1; 
            dpdvC0=0; 
        end 
        delVC0=delVC; 
         Vs3=Vtemp; 
  
     if dpdvD0*dpdvD>s, 
        delD=min(delD0*etaP,delMax); 
        delVD=-(dpdvD)*delD; 
  
        delD0=delD; 
  
    elseif dpdvD0*dpdvD<-s, 
        delD=max(delD0*etaM,delMin); 
  
        dpdvD=0; 
        delD0=delD; 
        delVD=-delVD0; 
      else, 
        delVD=-(dpdvD)*delD0; 
  
    end 
   dpdvD0=dpdvD;    
     Vtemp=Vs1+delVD; 
    if  delVD>0 && Vtemp>Vmax1, 
       delVD=max(0,Vmax1-Vs1); 
        Vtemp=Vmax1; 
        dpdvD0=0; 
    elseif  delVD<0 && Vtemp<Vmin1, 
        delVD=min(0,Vmin1-Vs1); 
        Vtemp=Vmin1; 
        dpdvD0=0; 
    end 
   delVD0=delVD; 
    Vs1=Vtemp; 
       
    Ps2=Is2*Vs2*Ds2+Vs2*((3*Vs2-Vs3)*Ds2^2-nVl*Ds2^2+Vs1*Ds1^2-
2*Vs1*Ds1*Ds2)/L8f;  
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    Ps3=Is3*Vs3*Ds3+Vs3*(3*Vs3*Ds3^2-nVl*Ds3^2+Vs1*Ds1^2+Vs2*Ds2^2-
2*(Vs1*Ds1+Vs2*Ds2)*Ds3)/L8f; 
    Ps1=Is1*Vs1*Ds1+Vs1*((3*Vs1-Vs2-Vs3)*Ds1^2-nVl*Ds1^2)/L8f;     
   
%     Pr1=Psum-Ps2-Ps3; 
    Vbr=Vs2; Vcr=Vs3;Vdr=Vs1; 
  else %d,c,b 
      
       dpdvD=dpdv1; 
        dpdvC=dpdv2; 
        dpdvB=dpdv3; 
         
     if dpdvB0*dpdvB>s, 
            delB=min(delB0*etaP,delMax); 
            delVB=-(dpdvB)*delB; 
  
             delB0=delB;        
  
        elseif dpdvB0*dpdvB<-s , 
             delB=max(delB0*etaM,delMin); 
  
             dpdvB=0; 
            delB0=delB;  
            delVB=-delVB0; 
          else, 
            delVB=-(dpdvB)*delB0; 
  
        end 
        dpdvB0=dpdvB;  
        Vtemp=Vs3+delVB; 
        if  delVB>0 && Vtemp>Vmax1, 
           delVB=max(0,Vmax1-Vs3); 
           Vtemp=Vmax1; 
           dpdvB0=0; 
         elseif  delVB<0 && Vtemp<Vmin1, 
           delVB=min(0,Vmin1-Vs3); 
          Vtemp=Vmin1; 
          dpdvB0=0; 
        end 
         delVB0=delVB; 
          Vs3=Vtemp; 
           
       if dpdvC0*dpdvC>s, 
            delC=min(delC0*etaP,delMax); 
            delVC=-(dpdvC)*delC; 
  
            delC0=delC;  
  
        elseif dpdvC0*dpdvC<-s , 
            delC=max(delC0*etaM,delMin); 
  
            dpdvC=0; 
            delC0=delC; 
            delVC=-delVC0; 
        else, 
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            delVC=-(dpdvC)*delC0; 
  
        end 
        dpdvC0=dpdvC; 
         Vtemp=Vs2+delVC; 
        if  delVC>0 && Vtemp>Vmax1, 
           delVC=max(0,Vmax1-Vs2); 
           Vtemp=Vmax1; 
           dpdvC0=0; 
        elseif  delVC<0 && Vtemp<Vmin1, 
            delVC=min(0,Vmin1-Vs2); 
            Vtemp=Vmin1; 
            dpdvC0=0; 
        end 
        delVC0=delVC; 
         Vs2=Vtemp; 
  
        if dpdvD0*dpdvD>s, 
           delD=min(delD0*etaP,delMax); 
           delVD=-(dpdvD)*delD; 
  
           delD0=delD;  
  
       elseif dpdvD0*dpdvD<-s , 
           delD=max(delD0*etaM,delMin); 
  
           dpdvD=0; 
           delD0=delD; 
           delVD=-delVD0; 
       else, 
           delVD=-(dpdvD)*delD0; 
  
    end 
   dpdvD0=dpdvD; 
     Vtemp=Vs1+delVD; 
    if  delVD>0 && Vtemp>Vmax1, 
       delVD=max(0,Vmax1-Vs1); 
        Vtemp=Vmax1; 
        dpdvD0=0; 
    elseif  delVD<0 && Vtemp<Vmin1, 
        delVD=min(0,Vmin1-Vs1); 
        Vtemp=Vmin1; 
        dpdvD0=0; 
    end 
   delVD0=delVD; 
    Vs1=Vtemp; 
             
      Ps2=Is2*Vs2*Ds2+Vs2*((3*Vs2-Vs3)*Ds2^2-nVl*Ds2^2+Vs1*Ds1^2-
2*Vs1*Ds1*Ds2)/L8f;  
      Ps3=Is3*Vs3*Ds3+Vs3*(3*Vs3*Ds3^2-nVl*Ds3^2+Vs1*Ds1^2+Vs2*Ds2^2-
2*(Vs1*Ds1+Vs2*Ds2)*Ds3)/L8f; 
      Ps1=Is1*Vs1*Ds1+Vs1*((3*Vs1-Vs2-Vs3)*Ds1^2-nVl*Ds1^2)/L8f;     
     
%      Pr1=Psum-Ps2-Ps3; 
    Vcr=Vs2; Vbr=Vs3;Vdr=Vs1; 
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  end 
       
     ErrP=q1*(Pr1-Ps1)^2+q2*(Pr2-Ps2)^2+q3*(Pr3-Ps3)^2; 
    if  ErrP0<ErrP, 
      break; 
    else 
         Vbr0=Vbr; Vcr0=Vcr;Vdr0=Vdr; 
    end 
    ErrP0=ErrP; 
 end 
  Vbr0=max(Vmin1,min(Vmax1,Vbr0)); 
  Vcr0=max(Vmin1,min(Vmax1,Vcr0)); 






Appendix C Supplementary materials used in chapter 5 
Appendix C.1 Power distribution loop (NMPC: Stability) 
 
function [y,Eiga]   = MPC_control(V,D, P2, Pr, L, f, n) 
persistent Vmax Vmin  
persistent Kdi count  EigMax   
persistent Is1e Is2e Is3e delPs1 delPs2 delPs3 delPr1 delPr2 delPr3  
persistent Vstates delVB1 delVC1 delVD1 delVB2 delVC2 delVD2 Vd0 Db0 Dc0 Dd0 
Rk1 Qk1 Kpv Kiv D1min D1max CaT  
if isempty(count), 
    Kdi=-1e-6*[0.2578    0.0175 
    0.0175    0.2578]; 
    count=0;   
    EigMax=0; 
%     Pa0=0; 
    Rk1=diag([1e3 1e3 1e4]); 
    Qk1=[diag([1e4 1e4 1e6]) zeros(3,3);zeros(3,3) eye(3)*5e1]; 
    Db0=0; 
    Dc0=0; 
    Dd0=0; 
    
    Kpv=1.3256; 
    Kiv=2.6596e3/20e3; 
    D1min=0.25; 
    D1max=0.4999; 
    CaT=2*68000e-6*20e3; 
    
    Is1e=0; 
    Is2e=0; 
    Is3e=0; 
     
    Vd0=1130;    
   
    Vstates = [-1 -1 -1;-1 -1 0;-1 -1 1;-1 0 -1;-1 0 0;-1 0 1;-1 1 -1;-1 1 
0;-1 -1 1;0 -1 -1;0 -1 0;0 -1 1;0 0 -1;0 0 0;0 0 1;0 1 -1;0 1 0;0 -1 1;1 -1 -
1;1 -1 0;1 -1 1;1 0 -1;1 0 0;1 0 1;1 1 -1;1 1 0;1 -1 1]; 
     
    delPr1=0; 
    delPr2=0; 
    delPr3=0; 
     
    delPs1=0; 
    delPs2=0; 
    delPs3=0; 
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    delVB1=0; 
    delVC1=0; 
    delVD1=0;   
     
    delVB2=0; 
    delVC2=0; 
    delVD2=0;   
   
    Vmax=1200; 
    Vmin=1010;    
















if Db<=Dc && Dc<=Dd, 
    Ds1=Db;Ds2=Dc;Ds3=Dd; 
     Vs1=Vb;Vs2=Vc;Vs3=Vd; 
    Ps1=Pob;Ps2=Poc;Ps3=Pod; 
    Pr1=Pbref2;Pr2=Pcref2;Pr3=Pdref2; 
  
     state=1; 
elseif Db<=Dd && Dd<=Dc,  
    Ds1=Db;Ds2=Dd;Ds3=Dc; 
    Vs1=Vb;Vs2=Vd;Vs3=Vc; 
    Ps1=Pob;Ps2=Pod;Ps3=Poc; 
   Pr1=Pbref2;Pr2=Pdref2;Pr3=Pcref2; 
   
   state=2; 
elseif Dc<=Db && Db<=Dd, 
     Ds1=Dc;Ds2=Db;Ds3=Dd; 
    Vs1=Vc;Vs2=Vb;Vs3=Vd; 
    Ps1=Poc;Ps2=Pob;Ps3=Pod; 
    Pr1=Pcref2;Pr2=Pbref2;Pr3=Pdref2; 
  
     state=3; 
elseif Dc<=Dd && Dd<=Db, 
     Ds1=Dc;Ds2=Dd;Ds3=Db; 
     Vs1=Vc;Vs2=Vd;Vs3=Vb; 
    Ps1=Poc;Ps2=Pod;Ps3=Pob; 
    Pr1=Pcref2;Pr2=Pdref2;Pr3=Pbref2; 
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      state=4; 
elseif Dd<=Db && Db<=Dc, 
     Ds1=Dd;Ds2=Db;Ds3=Dc; 
     Vs1=Vd;Vs2=Vb;Vs3=Vc; 
    Ps1=Pod;Ps2=Pob;Ps3=Poc; 
    Pr1=Pdref2;Pr2=Pbref2;Pr3=Pcref2; 
  
    state=5; 
else 
      Ds1=Dd;Ds2=Dc;Ds3=Db; 
     Vs1=Vd;Vs2=Vc;Vs3=Vb; 
    Ps1=Pod;Ps2=Poc;Ps3=Pob; 
    Pr1=Pdref2;Pr2=Pcref2;Pr3=Pbref2;  
  








   Is1o=(Pr1-dP1)/Vs1/Ds1; 
   Is2o=(Pr2-dP2)/Vs2/Ds2; 
   Is3o=(Pr3-dP3)/Vs3/Ds3; 
  
  if isfinite(Is1o) && isfinite(Is2o) && isfinite(Is3o) 
    Is1e=Is1o; 
    Is2e=Is2o; 
    Is3e=Is3o; 
  end 
   
  Is1=Is1e+(3*Vs1*Ds1-Vs2*Ds2-Vs3*Ds3-nVl*D1)/L4f; 
  Is2=Is2e+(3*Vs2*Ds2-Vs1*Ds1-Vs3*Ds3-nVl*D1)/L4f; 






























if state==1  
    Ib1=Is1e; 
    Ic1=Is2e; 
    Id1=Is3e; 
    Ib2=Is1; 
    Ic2=Is2; 
    Id2=Is3; 
  
    dbr=delPr1;dcr=delPr2;ddr=delPr3; 
    dbs=delPs1;dcs=delPs2;dds=delPs3; 
     
elseif state==2 
    Ib1=Is1e; 
    Id1=Is2e; 
    Ic1=Is3e; 
    Ib2=Is1; 
    Id2=Is2; 
    Ic2=Is3; 
  
    dbr=delPr1;ddr=delPr2;dcr=delPr3; 
    dbs=delPs1;dds=delPs2;dcs=delPs3; 
  
elseif state==3 
    Ic1=Is1e; 
    Ib1=Is2e; 
    Id1=Is3e; 
    Ic2=Is1; 
    Ib2=Is2; 
    Id2=Is3; 
  
    dcr=delPr1;dbr=delPr2;ddr=delPr3; 
    dcs=delPs1;dbs=delPs2;dds=delPs3; 
  
elseif state==4 
    Ic1=Is1e; 
    Id1=Is2e; 
    Ib1=Is3e; 
    Ic2=Is1; 
    Id2=Is2; 
    Ib2=Is3; 
    dcr=delPr1;ddr=delPr2;dbr=delPr3; 
    dcs=delPs1;dds=delPs2;dbs=delPs3; 
  
elseif state==5 
    Id1=Is1e; 
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    Ib1=Is2e; 
    Ic1=Is3e; 
    Id2=Is1; 
    Ib2=Is2; 
    Ic2=Is3; 
  
    ddr=delPr1;dbr=delPr2;dcr=delPr3; 
    dds=delPs1;dbs=delPs2;dcs=delPs3; 
  
else 
    Id1=Is1e; 
    Ic1=Is2e; 
    Ib1=Is3e; 
    Id2=Is1; 
    Ic2=Is2; 
    Ib2=Is3; 
  
    ddr=delPr1;dcr=delPr2;dbr=delPr3; 







  if count>5 
    count=0; 
  end 
   
  if count==1 , 
  
     Vb=Vd0+delVB2; 
     Vc=Vd0+delVC2; 
     Vd=Vd0+delVD2; 
     Vbi=Vd0+delVB1; 
     Vci=Vd0+delVC1; 
     Vdi=Vd0+delVD1; 
     Dd=D1*nVl/Vd; 
    
    ePb=Pdref2+Pob-Pbref0;  
    ePc=Pcref2+Poc-Pcref0; 
  
     Dbr=Db;Dcr=Dc;Ddr=D1*nVl/Vd; 
      
     K12=Kdi*[-2 1 1;1 -2 1]*0.35/Ddr/3; 
     Apr=[(Ib1+(3*Vb-Vc-Vd-nVl)/L4f)*Vb 0 0;0 (Ic1+(3*Vc-Vb-Vd-nVl)/L4f)*Vc 
0;0 0 (Id1+(3*Vd-Vb-Vc-nVl)/L4f)*Vd]; 
     Bpr=[Dbr*(Ib1+3*Vb*Dbr)/L4f -Vb*Dbr^2/L8f -Vb*Dbr^2/L8f;-Vc*Dcr^2/L8f 
Dcr*(Ic1+3*Vc*Dcr)/L4f -Vc*Dcr^2/L8f;-Vd*Ddr^2/L8f -Vd*Ddr^2/L8f 
Ddr*(Id1+3*Vd*Ddr)/L4f]; 
   
     Abc=eye(2,3)-K12*Apr;Bbc=-K12*Bpr; 
     Abcd=[Abc;zeros(1,3)];Bbcd=[Bbc;0 0 -Dbr/Vd]; 
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     Dp11=(Vc*(Dcr-Dbr)+Vd*(Ddr-Dbr)+nVl*(D1-Dbr))*Dbr; 
     Dp12=(Dcr-Dbr)*Vb*Dbr; 
     Dp13=(Ddr-Dbr)*Vb*Dbr; 
      
     Dp21=(Dbr-Dcr)*Vc*Dcr; 
     Dp22=(Vb*(Dbr-Dcr)+Vd*(Ddr-Dcr)+nVl*(D1-Dcr))*Dcr; 
     Dp23=(Ddr-Dcr)*Vc*Dcr; 
      
     Dp31=(Dbr-Ddr)*Vd*Ddr; 
     Dp32=(Dcr-Ddr)*Vd*Ddr; 
     Dp33=(Vb*(Dbr-Ddr)+Vc*(Dcr-Ddr)+nVl*(D1-Ddr))*Ddr; 
  
     Dp=[Dp11 Dp12 Dp13;Dp21 Dp22 Dp23;Dp31 Dp32 Dp33]/L4f; 
  
     Cp11=Vb*(Vc*(Dcr-2*Dbr)+Vd*(Ddr-2*Dbr)+nVl*(D1-2*Dbr)); 
     Cp12=Vb*Vc*Dbr; 
     Cp13=Vb*Vd*Ddr; 
     Cp21=Vb*Vc*Dcr; 
     Cp22=Vc*(Vb*(Dbr-2*Dcr)+Vd*(Ddr-2*Dcr)+nVl*(D1-2*Dcr)); 
     Cp23=Vc*Vd*Ddr; 
     Cp31=Vb*Vd*Ddr; 
     Cp32=Vc*Vd*Ddr; 
     Cp33=Vd*(Vb*(Dbr-2*Ddr)+Vc*(Dcr-2*Ddr)+nVl*(D1-2*Ddr)); 
     Cp=[Cp11 Cp12 Cp13;Cp21 Cp22 Cp23;Cp31 Cp32 Cp33]/L4f; 
  
     AA=[Abcd zeros(3,3);Cp eye(3)]; BB=[Bbcd;Dp]; 
  
     A2=AA^2;A3=A2*AA;A4=A3*AA; 
     BB=(A4+A3+A2+AA)*BB+BB; 
     AA=AA*A4; 
  
      Pk1=Qk1; 
    
     for repeat=1:4 
       Kk=-inv(BB'*Pk1*BB+Rk1)*(BB'*Pk1)*AA; 
       Pk1=(AA+BB*Kk)'*Pk1*(AA+BB*Kk)+Kk'*Rk1*Kk+Qk1;        
  
     end 
%  
     u=Kk*[Dbr-Db0;Dcr-Dc0;Ddr-Dd0;ePb;ePc;-ePb-ePc]; 
  
      Vb=Vb+u(1); 
      Vc=Vc+u(2); 
      Vd=Vd+u(3); 
      if Vl>0 
         IL=Pars/Vl; 
      else 
       IL=0.01; 
      end 
      IL0=IL;      
      Vl1=Vl;D10=D1; 
      Gopt=0; 
       
     if norm(u)<1 && Vmin<Vb && Vmax>Vb && Vmin<Vc && Vmax>Vc && Vmin<Vd && 
Vmax>Vd 
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       Vbb=Vb;Vcc=Vc;Vdd=Vd; 
        
       Vl=Vl1;nVl=n*Vl;D1=D10;IL=IL0; 
       Dbr=Db;Dcr=Dc;Ddr=D1*nVl/Vd; 
       for repeat=1:5 
          K12=Kdi*[-2 1 1;1 -2 1]*0.35/Ddr/3; 
          Ddr0=Ddr; 
  
          Ib2=Ib1+(3*Vb*Dbr-Vc*Dcr-Vd*Ddr-nVl*D1)/L4f; 
          Ic2=Ic1+(3*Vc*Dcr-Vb*Dbr-Vd*Ddr-nVl*D1)/L4f; 
          Id2=Id1+(3*Vd*Ddr-Vb*Dbr-Vc*Dcr-nVl*D1)/L4f; 
          dPb=Vb*((3*Vb-Vc-Vd)*Dbr^2-nVl*Dbr^2)/L8f; 
          dPc=Vc*((3*Vc-Vb-Vd)*Dcr^2-nVl*Dcr^2)/L8f; 
          dPd=Vd*((3*Vd-Vb-Vc)*Ddr^2-nVl*Ddr^2)/L8f; 
                     
          Prb=Ib1*Vb*Dbr+dPb+dbr; 
          Prc=Ic1*Vc*Dcr+dPc+dcr; 
          Prd=Id1*Vd*Ddr+dPd+ddr; 
           
          Psb=-Ib2*Vb*Dbr+dPb+dbs; 
          Psc=-Ic2*Vc*Dcr+dPc+dcs; 
          Psd=-Id2*Vd*Ddr+dPd+dds; 
           
          Pars=Prb+Prc+Prd+Psb+Psc+Psd; 
           
          Pr0=(Prb+Prc+Prd)/3; 
  
          if Ddr>0 && isfinite(Ddr) 
                delDbc=Kdi*[Pr0-Prb;Pr0-Prc]*0.35/Ddr; 
          else 
                 delDbc=[0;0]; 
          end 
          Dbr1=Dbr-delDbc(1); 
          Dcr1=Dcr-delDbc(2); 
           
          Vl0=Vl; 
       
          IL1=Pars/Vl0; 
          Vl=(IL1-IL)/CaT+Vl0; 
          IL=Pars/Vl; 
           
          D1=min(D1max,max(D1min,D1+Kpv*(Vl0-Vl)+Kiv*(700-Vl))); 
  
          if Dbr1>D1 || Dcr1>D1  
           Gopt=Gopt+1e12; 
           break; 
          end 
  
          Dbr=Dbr1;Dcr=Dcr1; 
          nVl=n*Vl; 
          Ddr=D1*nVl/Vd;       
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          Gopt=Gopt+50*((Pbref0-Prb-Psb)^2+(Pcref0-Prc-Psc)^2+(Pa-
Pars)^2)+1e4*(delDbc(1)^2+delDbc(2)^2)+1e6*(Ddr-Ddr0)^2; 
   
      end 
  
      Gopt=Gopt/5+1e3*((Vb-Vbi)^2+(Vc-Vci)^2)+1e4*(Vd-Vdi)^2;       
        
    else 
          
     
      
  
    delVB=Vb+u(1)-Vd0; 
    delVC=Vc+u(2)-Vd0; 
    delVD=Vd+u(3)-Vd0; 
    
    delVB=min(70,abs(delVB)); 
    delVC=min(70,abs(delVC)); 
    delVD=min(70,abs(delVD)); 
    
     g = zeros(1,27);%Vdd=Vd; 
     dV=zeros(3,27); 
    
     for mode=1:27, 
      Vb=Vd0+delVB*Vstates(mode,1); 
      Vc=Vd0+delVC*Vstates(mode,2); 
      Vd=Vd0+delVD*Vstates(mode,3); 
%       Vd=Vdd+delVD*Vstates(mode,3); 
       
      Vb=min(Vmax,max(Vmin,Vb)); 
      Vc=min(Vmax,max(Vmin,Vc)); 
      Vd=min(Vmax,max(Vmin,Vd));  
       
      dV(:,mode)=[Vb-Vbi;Vc-Vci;Vd-Vdi]; 
      
      Vl=Vl1;nVl=n*Vl;D1=D10;IL=IL0; 
      Dbr=Db;Dcr=Dc;Ddr=D1*nVl/Vd; 
  
      for repeat=1:5 
          K12=Kdi*[-2 1 1;1 -2 1]*0.35/Ddr/3; 
          Ddr0=Ddr; 
  
          Ib2=Ib1+(3*Vb*Dbr-Vc*Dcr-Vd*Ddr-nVl*D1)/L4f; 
          Ic2=Ic1+(3*Vc*Dcr-Vb*Dbr-Vd*Ddr-nVl*D1)/L4f; 
          Id2=Id1+(3*Vd*Ddr-Vb*Dbr-Vc*Dcr-nVl*D1)/L4f; 
          dPb=Vb*((3*Vb-Vc-Vd)*Dbr^2-nVl*Dbr^2)/L8f; 
          dPc=Vc*((3*Vc-Vb-Vd)*Dcr^2-nVl*Dcr^2)/L8f; 
          dPd=Vd*((3*Vd-Vb-Vc)*Ddr^2-nVl*Ddr^2)/L8f; 
                     
          Prb=Ib1*Vb*Dbr+dPb+dbr; 
          Prc=Ic1*Vc*Dcr+dPc+dcr; 
          Prd=Id1*Vd*Ddr+dPd+ddr; 
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          Psb=-Ib2*Vb*Dbr+dPb+dbs; 
          Psc=-Ic2*Vc*Dcr+dPc+dcs; 
          Psd=-Id2*Vd*Ddr+dPd+dds; 
           
          Pars=Prb+Prc+Prd+Psb+Psc+Psd; 
           
          Pr0=(Prb+Prc+Prd)/3; 
  
  
          if Ddr>0 && isfinite(Ddr) 
                delDbc=Kdi*[Pr0-Prb;Pr0-Prc]*0.35/Ddr; 
          else 
                 delDbc=[0;0]; 
          end 
          Dbr1=Dbr-delDbc(1); 
          Dcr1=Dcr-delDbc(2); 
           
          Vl0=Vl; 
       
          IL1=Pars/Vl0; 
          Vl=(IL1-IL)/CaT+Vl0; 
          IL=Pars/Vl; 
           
          D1=min(D1max,max(D1min,D1+Kpv*(Vl0-Vl)+Kiv*(700-Vl))); 
          if Dbr1>D1 || Dcr1>D1  
           g(mode)=g(mode)+1e12; 
           break; 
          end 
  
          Dbr=Dbr1;Dcr=Dcr1; 
          nVl=n*Vl; 
          Ddr=D1*nVl/Vd; 
           
          g(mode)=g(mode)+50*((Pbref0-Prb-Psb)^2+(Pcref0-Prc-Psc)^2+(Pa-
Pars)^2)+1e4*(delDbc(1)^2+delDbc(2)^2)+1e6*(Ddr-Ddr0)^2; 
  
      end 
  
      g(mode)=g(mode)/5+1e3*(dV(1,mode)^2+dV(2,mode)^2)+1e4*dV(3,mode)^2;  
     end 
   
     [~, x_opt] = min(g); 
     Vb=Vd0+delVB*Vstates(x_opt,1); 
     Vc=Vd0+delVC*Vstates(x_opt,2); 
     Vd=Vd0+delVD*Vstates(x_opt,3);    
      
     Vbb=min(Vmax,max(Vmin,Vb)); 
     Vcc=min(Vmax,max(Vmin,Vc)); 
     Vdd=min(Vmax,max(Vmin,Vd)); 
     Gopt=g(x_opt); 
   end 
      
      Vb=Vd0+delVB2; 
      Vc=Vd0+delVC2; 
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      Vd=Vd0+delVD2; 
       
      Vl=Vl1;nVl=n*Vl;D1=D10;IL=IL0; 
       
      Dbr=Db;Dcr=Dc;Ddr=D1*nVl/Vd; 
      g_prev=0; 
        for repeat=1:5 
          K12=Kdi*[-2 1 1;1 -2 1]*0.35/Ddr/3; 
          Ddr0=Ddr; 
%           Pars0=Pars; 
          Ib2=Ib1+(3*Vb*Dbr-Vc*Dcr-Vd*Ddr-nVl*D1)/L4f; 
          Ic2=Ic1+(3*Vc*Dcr-Vb*Dbr-Vd*Ddr-nVl*D1)/L4f; 
          Id2=Id1+(3*Vd*Ddr-Vb*Dbr-Vc*Dcr-nVl*D1)/L4f; 
          dPb=Vb*((3*Vb-Vc-Vd)*Dbr^2-nVl*Dbr^2)/L8f; 
          dPc=Vc*((3*Vc-Vb-Vd)*Dcr^2-nVl*Dcr^2)/L8f; 
          dPd=Vd*((3*Vd-Vb-Vc)*Ddr^2-nVl*Ddr^2)/L8f; 
                     
          Prb=Ib1*Vb*Dbr+dPb+dbr; 
          Prc=Ic1*Vc*Dcr+dPc+dcr; 
          Prd=Id1*Vd*Ddr+dPd+ddr; 
           
          Psb=-Ib2*Vb*Dbr+dPb+dbs; 
          Psc=-Ic2*Vc*Dcr+dPc+dcs; 
          Psd=-Id2*Vd*Ddr+dPd+dds; 
           
          Pars=Prb+Prc+Prd+Psb+Psc+Psd; 
           
          Pr0=(Prb+Prc+Prd)/3; 
  
          if Ddr>0 && isfinite(Ddr) 
                delDbc=Kdi*[Pr0-Prb;Pr0-Prc]*0.35/Ddr; 
          else 
                 delDbc=[0;0]; 
          end 
          Dbr1=Dbr-delDbc(1); 
          Dcr1=Dcr-delDbc(2); 
           
          Vl0=Vl; 
          IL1=Pars/Vl0; 
          Vl=(IL1-IL)/CaT+Vl0; 
          IL=Pars/Vl; 
  
          D1=min(D1max,max(D1min,D1+Kpv*(Vl0-Vl)+Kiv*(700-Vl))); 
  
          if Dbr1>D1 || Dcr1>D1    
           g_prev=g_prev+1e12; 
           break; 
          end 
  
          Dbr=Dbr1;Dcr=Dcr1; 
          nVl=n*Vl; 
          Ddr=D1*nVl/Vd; 
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          g_prev=g_prev+50*((Pbref0-Prb-Psb)^2+(Pcref0-Prc-Psc)^2+(Pa-
Pars)^2)+1e4*(delDbc(1)^2+delDbc(2)^2)+1e6*(Ddr-Ddr0)^2; 
        end  
        g_prev=g_prev/5+1e3*((delVB1-delVB2)^2+(delVC1-
delVC2)^2)+1e4*(delVD1-delVD2)^2; 
         
    if g_prev>Gopt     
     Vb=Vbb; 
     Vc=Vcc; 
     Vd=Vdd;  
  
    end 
  
     Dbr=Db;Dcr=Dc;Ddr=D1*nVl/Vd; 
      
     K12=Kdi*[-2 1 1;1 -2 1]*0.35/Ddr/3; 
     Apr=[(Ib1+(3*Vb-Vc-Vd-nVl)/L4f)*Vb 0;0 (Ic1+(3*Vc-Vb-Vd-nVl)/L4f)*Vc;0 
0]; 
    Abc=eye(2)-K12*Apr;   
     
      
     Eig_Abc=eig(Abc); 
     EigMax=max(abs(Eig_Abc(1)),abs(Eig_Abc(2)));    
      
     delVB2=0.9*delVB2+0.1*delVB1; 
     delVC2=0.9*delVC2+0.1*delVC1; 
     delVD2=0.9*delVD2+0.1*delVD1;  
      
     delVB1=Vb-Vd0; 
     delVC1=Vc-Vd0; 
     delVD1=Vd-Vd0;    
     





Appendix C.2 The State space representation of the system 
 
Here, the state space will be derived. First, the state equation base on duty variable at power 
balance control, (3c), then state equation based on the power distribution control- set point and the 
power, (8c). 
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First, let's make up a state equation, (1c), that has the MV side duty rate differences as the 
state using  
∆𝐷𝑏𝑐𝑑(𝑘) = [
𝐷𝑏(𝑘) − 𝐷𝑏(𝑘 − 1)
𝐷𝑐(𝑘) − 𝐷𝑐(𝑘 − 1)




𝑣𝑏(𝑘) − 𝑣𝑏(𝑘 − 1)
𝑣𝑐(𝑘) − 𝑣𝑐(𝑘 − 1)
𝑣𝑑(𝑘) − 𝑣𝑑(𝑘 − 1)
] 
 
∆𝐷𝑏𝑐𝑑(𝑘 + 1) = ∆𝐷𝑏𝑐𝑑(𝑘) − [
𝐾12(𝑃𝑏1(𝑘) − 𝑃𝑏1(𝑘 − 1))
𝐾12(𝑃𝑐1(𝑘) − 𝑃𝑐1(𝑘 − 1))















Ignoring the effect of the output voltage control, assuming that 𝐷1 and 𝑣𝐿 are invariant, the 


















(3𝑣𝑏 − 𝑣𝑐 − 𝑣𝑑 − 𝑛𝑣𝐿)𝐷𝑏
4𝐿𝑓
)𝑣𝑏                               0                                                              0
0                                                           (𝐼𝑐1 +
(3𝑣𝑐 − 𝑣𝑏 − 𝑣𝑑 − 𝑛𝑣𝐿)𝐷𝑐
4𝐿𝑓
)𝑣𝑐                                  0
0                                                                          0                  (𝐼𝑑1 +



























𝐷𝑏 ∙ (𝐼𝑏1 + 3𝑣𝑏 ∙ 𝐷𝑏)
4𝐿𝑓












                                  
𝐷𝑐 ∙ (𝐼𝑐1 + 3𝑣𝑐 ∙ 𝐷𝑐)
4𝐿𝑓













                   












Eq. (2c) can be used to rewrite (1c) as shown in (3c) as a result of the state equation with 
the difference in duty rates in the MV side. 
 
∆𝐷𝑏𝑐𝑑(𝑘 + 1) = 𝐴𝑏𝑐𝑑 ∙ ∆𝐷𝑏𝑐𝑑(𝑘) + 𝐵𝑏𝑐𝑑 ∙ ∆𝑣𝑏𝑐𝑑(𝑘) (3c) 
Where,  
𝐴𝑏𝑐𝑑 = [
1   0   0
0   1   0
0   0   0
] − [
𝐾12 ∙ 𝐴𝑝𝑟
0   0   0










Next, let's make up a state equation for evaluating the state of error between the power 
distribution setpoint and the MV side power. Using (5.5) and (5.9), the equation for MV power 
can be written as (4c). Note that the notation of current PWM time k is abbreviated. 
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𝑃𝑏(𝑘) = 𝑃𝑏1(𝑘) + 𝑃𝑏2(𝑘) 
(4c) 
=
𝑣𝑏 ∙ (3𝑣𝑏 − 𝑣𝑐 − 𝑣𝑑 − 𝑛𝑣𝐿) ∙ 𝐷𝑏
2
8𝐿𝑓
+ 𝐼𝑏1 ∙ 𝐷𝑏 ∙ 𝑣𝑏 + 𝑑𝑏1… 
 +





3𝑣𝑏𝐷𝑏 − 𝑣𝑐𝐷𝑐 − 𝑣𝑑𝐷𝑑 − 𝑛𝑣𝐿𝐷1
4𝐿𝑓
) ∙ 𝐷𝑏 ∙ 𝑣𝑏 + 𝑑𝑏2 
𝑃𝑏(𝑘) = (
3𝑣𝑏𝐷𝑏 − 𝑣𝑐𝐷𝑏 − 𝑣𝑑𝐷𝑏 − 𝑛𝑣𝐿𝐷𝑏
4𝐿𝑓
−
3𝑣𝑏𝐷𝑏 − 𝑣𝑐𝐷𝑐 − 𝑣𝑑𝐷𝑏 − 𝑛𝑣𝐿𝐷1
4𝐿𝑓
)… 
∙ 𝐷𝑏 ∙ 𝑣𝑏 + 𝑑𝑏1 + 𝑑𝑏2 
 
So,  
𝑃𝑏(𝑘) = 𝑣𝑏 ∙ 𝐷𝑏 ∙
𝑣𝑐 ∙ (𝐷𝑐 − 𝐷𝑏) + 𝑣𝑑 ∙ (𝐷𝑑 − 𝐷𝑏) + 𝑛𝑣𝐿 ∙ (𝐷1 −𝐷𝑏)
4𝐿𝑓
+ 𝑑𝑏1 + 𝑑𝑏2 
𝑃𝑐(𝑘) = 𝑣𝑐 ∙ 𝐷𝑐 ∙
𝑣𝑏 ∙ (𝐷𝑏 −𝐷𝑐) + 𝑣𝑑 ∙ (𝐷𝑑 − 𝐷𝑐) + 𝑛𝑣𝐿 ∙ (𝐷1 −𝐷𝑐)
4𝐿𝑓
+ 𝑑𝑐1 + 𝑑𝑐2 
𝑃𝑑(𝑘) = 𝑣𝑑 ∙ 𝐷𝑑 ∙
𝑣𝑏 ∙ (𝐷𝑏 − 𝐷𝑑) + 𝑣𝑐 ∙ (𝐷𝑐 − 𝐷𝑑) + 𝑛𝑣𝐿 ∙ (𝐷1 − 𝐷𝑑)
4𝐿𝑓




Define 𝑃(𝑘) = [𝑃𝑏(𝑘), 𝑃𝑐(𝑘), 𝑃𝑑(𝑘)]
𝑇 . The approximation deviation equation between the 
MV side power in the neighboring PWM periods can be written as (6c) which can be found by 
taking partial derivative of (5c). 
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𝐶𝑃11      𝐶𝑃12      𝐶𝑃13
𝐶𝑃21      𝐶𝑃22      𝐶𝑃23
𝐶𝑃31      𝐶𝑃32      𝐶𝑃33








𝐷𝑃11      𝐷𝑃12      𝐷𝑃13
𝐷𝑃21      𝐷𝑃22      𝐷𝑃23












































































𝑣𝑐 ∙ (𝐷𝑐 − 𝐷𝑏) + 𝑣𝑑 ∙ (𝐷𝑑 −𝐷𝑏) + 𝑛𝑣𝐿 ∙ (𝐷1 − 𝐷𝑏)
4𝐿𝑓
∙ 𝐷𝑏  
 𝐷𝑃12 =








𝑣𝑐 ∙ (𝐷𝑏 −𝐷𝑐)
4𝐿𝑓
∙ 𝐷𝑐  
𝐷𝑃22 =
𝑣𝑏 ∙ (𝐷𝑏 − 𝐷𝑐) + 𝑣𝑑 ∙ (𝐷𝑑 − 𝐷𝑐) + 𝑛𝑣𝐿 ∙ (𝐷1 −𝐷𝑐)
4𝐿𝑓
∙ 𝐷𝑐  
𝐷𝑃23 =
𝑣𝑐 ∙ (𝐷𝑑 −𝐷𝑐)
4𝐿𝑓
∙ 𝐷𝑐  
𝐷𝑃31 =








𝑣𝑏 ∙ (𝐷𝑏 − 𝐷𝑑) + 𝑣𝑐 ∙ (𝐷𝑐 − 𝐷𝑑) + 𝑛𝑣𝐿 ∙ (𝐷1 − 𝐷𝑑)
4𝐿𝑓
∙ 𝐷𝑑  
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Ignore the approximation error and let Eq. (6.c) be expressed respectively for 𝑀𝑉𝑏, 𝑀𝑉𝑐 
and 𝑀𝑉𝑑. 
 
𝑃𝑏(𝑘 + 1) = 𝑃𝑏(𝑘) + [𝐶𝑃11, 𝐶𝑃12, 𝐶𝑃13] ∆𝐷𝑏𝑐𝑑(𝑘) + [𝐷𝑃11, 𝐷𝑃12, 𝐷𝑃13] ∆𝑣𝑏𝑐𝑑(𝑘) (7c.a) 
𝑃𝑐(𝑘 + 1) = 𝑃𝑐(𝑘) + [𝐶𝑃21, 𝐶𝑃22, 𝐶𝑃23] ∆𝐷𝑏𝑐𝑑(𝑘) + [𝐷𝑃21, 𝐷𝑃22, 𝐷𝑃23] ∆𝑣𝑏𝑐𝑑(𝑘) 
(7c.b) 
𝑃𝑑(𝑘 + 1) = 𝑃𝑑(𝑘) + [𝐶𝑃31, 𝐶𝑃32, 𝐶𝑃33] ∆𝐷𝑏𝑐𝑑(𝑘) + [𝐷𝑃31, 𝐷𝑃32, 𝐷𝑃33] ∆𝑣𝑏𝑐𝑑(𝑘) 
(7c.c) 
 
By subtracting the power setpoints 𝑃𝑏𝑟𝑒𝑓  and 𝑃𝑐𝑟𝑒𝑓  on 𝑀𝑉𝑏 and 𝑀𝑉𝑐 from both sides. (7c.a) 
and (7c.b), respectively, the following equation (8c) is obtained. It can be assumed that the power 
setpoint 𝑃𝑏𝑟𝑒𝑓  and 𝑃𝑐𝑟𝑒𝑓  on 𝑀𝑉𝑏 and 𝑀𝑉𝑐 are invariant for enough time. Let  𝑃𝑎 − 𝑃𝑏𝑟𝑒𝑓 − 𝑃𝑐𝑟𝑒𝑓 =
𝑃𝑑𝑟𝑒𝑓. Also, by subtracting 𝑃𝑎 − 𝑃𝑏𝑟𝑒𝑓 − 𝑃𝑐𝑟𝑒𝑓 from both sides of Eq. (8c.c), the following 
equation is obtained. Finally, (8c) is the state equation relating to the error state between the power 
distribution setpoint and the power in the MV side. 
 
𝑃𝑏(𝑘 + 1) − 𝑃𝑏𝑟𝑒𝑓 = 
𝑃𝑏(𝑘) − 𝑃𝑏𝑟𝑒𝑓 + [𝐶𝑃11, 𝐶𝑃12, 𝐶𝑃13]∆𝐷𝑏𝑐𝑑(𝑘) + [𝐷𝑃11, 𝐷𝑃12, 𝐷𝑃13] ∆𝑣𝑏𝑐𝑑(𝑘) 
 
(8c.a) 
𝑃𝑐(𝑘 + 1) − 𝑃𝑐𝑟𝑒𝑓 = 
𝑃𝑐(𝑘) − 𝑃𝑐𝑟𝑒𝑓 + [𝐶𝑃21, 𝐶𝑃22, 𝐶𝑃23] ∆𝐷𝑏𝑐𝑑(𝑘) + [𝐷𝑃21, 𝐷𝑃22, 𝐷𝑃23] ∆𝑣𝑏𝑐𝑑(𝑘) 
 
(8c.b) 




𝑃𝑏𝑟𝑒𝑓 − 𝑃𝑏(𝑘) + 𝑃𝑐𝑟𝑒𝑓 − 𝑃𝑐(𝑘) + [𝐶𝑃31, 𝐶𝑃32, 𝐶𝑃33]∆𝐷𝑏𝑐𝑑(𝑘)
+ [𝐷𝑃31, 𝐷𝑃32, 𝐷𝑃33] ∆𝑣𝑏𝑐𝑑(𝑘) 
 
Appendix C.3 Simulink file 
 
Appendix Figure 1 Simulink file, QAB 
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